From nobody Thu Oct 2 07:43:59 2025 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5BF142D97AC for ; Sun, 21 Sep 2025 13:34:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758461688; cv=none; b=nSTudHcDlHU6CtpGRvxq5eI+a1AOz7nGiUHtEEPJguDsSpMdvPp6DZ2uGr34lrJAEBVRKpZd8MTdX4XocpkquWrP2+XhX9zW7En2QEJQaYdQ9gsbN9XTlHNqKs7Mrnu5B7N8kdGNpEvHV9D1muwvKXZ7gRamNzRM2s4MgeMaQWw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758461688; c=relaxed/simple; bh=Z1mX2m/OXiU91gA8TYEaETgdsyiPwXwaDItuxLIfEMQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=EO/IYd3370xHvojjCamrlSjPiFChQx4Jw0cWcf/e4TczDbHXQ+TKYsQpzur0KOc7nlFBM7GT+SmZBNsTpW7s8xOlhQ2/5K1jiNbyB/SASWgdQmFY7ddsa5gD5UvcSNpGd3GxovMA7W9AYA/iMQ6BiQoRJRZq1ZHx922qIYVKRU4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Yo87ijyt; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Yo87ijyt" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-3ee1221ceaaso1787687f8f.3 for ; Sun, 21 Sep 2025 06:34:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1758461685; x=1759066485; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=CxQm9dlMBJd/LKK8WOOT2DmMqEvMLd7G+78EouGRlBk=; b=Yo87ijytksZBn52gk6jEZs5jTaI9fo5vttNsLHy1qjoYnulukqrb0eSYDYxSGCLrNz PPsbPixVX1qFFceW0rVH4dIrojU7al7fZavm5S3cHJwNPK+kW2KKb+BrFLeGsoNN47S9 GImLXFtFli5bOXT8fmnUFd4yfRuwese7DHTtldTwJmgObsHUo0kLF82cDC4/sKu6KnRc wS3EOxL/0PwXOaXmdccUq2XgtiM8RVsmvyDFUcc9W1B+vMypIE5Z4MVHb3uiiPar7Pyp XIAD4pIeFajrJ3B0WG9O0QMFBAEaVrtVTO8S37T62zbSTwS0/zAgBi8xliZ8HzfyBA3r xsfQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758461685; x=1759066485; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CxQm9dlMBJd/LKK8WOOT2DmMqEvMLd7G+78EouGRlBk=; b=xRWk23LrnynYgYAB6hhgCR3oQ2tPe/lFtnOPpk3RnVrranCv2AZWoC8gDNjpB7oa5F sI+vmmkWsgbjsWhs0dHVWeONs9gl82O7GwEV9copMvgLPp7GX0HsteSW0PUWN0CAgxPA AnW8Oc7bEcHdJMtHe71oBjFVeKu1q7SPY41tICneGE0f5SSb4UHFHP0gT2xOKNNK4A3R otjv9Ph8vB0TFZMdJs62c3yQahVsUlA38Eo1Itoc5Uvlwt7toFbJv7IPT7Pr+j+8BQKJ C6lm3VYrPaLESdAH23pcCodBnD7T94M953hyAJbWAhdZ85y+LcSvlb8dPcHqpdDkIhMV K9Rw== X-Gm-Message-State: AOJu0YydTjFFkNCS9tJhpRgxAtHzLn1uOMZ/6WxkW4LEwpK0W5ueYZ2O IRxCS0RYg1yhBn4Y8yjQDWGkR94lePERKBtd8L906i1PTTwJ/ijhkjeA X-Gm-Gg: ASbGncvco+zdWXiNSzdzb+kkw+0QwX8KimixMTVP+3WLlKXLmc+F+hqCZCdLTvXpl+a 0cU4zzdFeqlmKZlTOFNT5DdEulPEBBF38MBKZh3sd4L8AKsuF2YUTflqvVaWD4JPUC2Br/UQjzh B2DRFyIa7BiyLh6aDIYOA4PRHFAqtRHef4Qcu4pZcBo3cDHOUULQ6g8c+l/+XXrIXM3GB3Gglzh 838X2K1D8BRH4sz3j822oTz5pyO9F9MQB0rriayoCzo/Yqo96IPRymT9SkkHeAatr6aESF9xl1k EQkXiGJA1EcQPavGHVX5vaSn+SViNHvFMAtuK/OnRFx490wQ/ijWiy0PCDixsXZ4tF8zhueQE44 /hV0EWDCqRUG058+EMCGNNsin7e5SOqtCBnvekY0f X-Google-Smtp-Source: AGHT+IG7qovjjdT6m8GQ5GU2Dc7YckEL6iJRQ6XfVKTVWuekUILlGHW/0/oOIkhq1WPVFmgP6n9cvQ== X-Received: by 2002:a05:6000:4010:b0:3e7:458e:f69 with SMTP id ffacd0b85a97d-3ee867b3098mr8291631f8f.56.1758461684492; Sun, 21 Sep 2025 06:34:44 -0700 (PDT) Received: from localhost.localdomain ([78.211.117.102]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3ee0fc00a92sm15910316f8f.63.2025.09.21.06.34.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 21 Sep 2025 06:34:44 -0700 (PDT) From: Antoni Pokusinski To: jic23@kernel.org, dlechner@baylibre.com, nuno.sa@analog.com, andy@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-iio@vger.kernel.org, linux@roeck-us.net, rodrigo.gobbi.7@gmail.com, naresh.solanki@9elements.com, michal.simek@amd.com, grantpeltier93@gmail.com, farouk.bouabid@cherry.de, marcelo.schmitt1@gmail.com, Antoni Pokusinski Subject: [PATCH 3/3] iio: mpl3115: add support for sampling frequency Date: Sun, 21 Sep 2025 15:33:28 +0200 Message-Id: <20250921133327.123726-4-apokusinski01@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250921133327.123726-1-apokusinski01@gmail.com> References: <20250921133327.123726-1-apokusinski01@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" When the device is in ACTIVE mode the temperature and pressure measurements are collected with a frequency determined by the ST[3:0] bits of CTRL_REG2 register. Signed-off-by: Antoni Pokusinski Reviewed-by: Nuno S=C3=A1 --- drivers/iio/pressure/mpl3115.c | 80 ++++++++++++++++++++++++++++++++++ 1 file changed, 80 insertions(+) diff --git a/drivers/iio/pressure/mpl3115.c b/drivers/iio/pressure/mpl3115.c index cf34de8f0d7e..2f1860ca1f32 100644 --- a/drivers/iio/pressure/mpl3115.c +++ b/drivers/iio/pressure/mpl3115.c @@ -28,6 +28,7 @@ #define MPL3115_INT_SOURCE 0x12 #define MPL3115_PT_DATA_CFG 0x13 #define MPL3115_CTRL_REG1 0x26 +#define MPL3115_CTRL_REG2 0x27 #define MPL3115_CTRL_REG3 0x28 #define MPL3115_CTRL_REG4 0x29 #define MPL3115_CTRL_REG5 0x2a @@ -46,6 +47,8 @@ #define MPL3115_CTRL_ACTIVE BIT(0) /* continuous measurement */ #define MPL3115_CTRL_OS_258MS (BIT(5) | BIT(4)) /* 64x oversampling */ =20 +#define MPL3115_CTRL_ST (BIT(3) | BIT(2) | BIT(1) | BIT(0)) + #define MPL3115_CTRL_IPOL1 BIT(5) #define MPL3115_CTRL_IPOL2 BIT(1) =20 @@ -53,6 +56,25 @@ =20 #define MPL3115_CTRL_INT_CFG_DRDY BIT(7) =20 +static const unsigned int mpl3115_samp_freq_table[][2] =3D { + { 1, 0}, + { 0, 500000}, + { 0, 250000}, + { 0, 125000}, + { 0, 62500}, + { 0, 31250}, + { 0, 15625}, + { 0, 7812}, + { 0, 3906}, + { 0, 1953}, + { 0, 976}, + { 0, 488}, + { 0, 244}, + { 0, 122}, + { 0, 61}, + { 0, 30}, +}; + struct mpl3115_data { struct i2c_client *client; struct iio_trigger *drdy_trig; @@ -163,10 +185,60 @@ static int mpl3115_read_raw(struct iio_dev *indio_dev, default: return -EINVAL; } + case IIO_CHAN_INFO_SAMP_FREQ: + ret =3D i2c_smbus_read_byte_data(data->client, MPL3115_CTRL_REG2); + if (ret < 0) + return ret; + + ret &=3D MPL3115_CTRL_ST; + + *val =3D mpl3115_samp_freq_table[ret][0]; + *val2 =3D mpl3115_samp_freq_table[ret][1]; + return IIO_VAL_INT_PLUS_MICRO; } return -EINVAL; } =20 +static int mpl3115_read_avail(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + const int **vals, int *type, int *length, + long mask) +{ + if (mask !=3D IIO_CHAN_INFO_SAMP_FREQ) + return -EINVAL; + + *type =3D IIO_VAL_INT_PLUS_MICRO; + *length =3D ARRAY_SIZE(mpl3115_samp_freq_table) * 2; + *vals =3D (int *)mpl3115_samp_freq_table; + return IIO_AVAIL_LIST; +} + +static int mpl3115_write_raw(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + int val, int val2, long mask) +{ + struct mpl3115_data *data =3D iio_priv(indio_dev); + int i, ret; + + if (mask !=3D IIO_CHAN_INFO_SAMP_FREQ) + return -EINVAL; + + for (i =3D 0; i < ARRAY_SIZE(mpl3115_samp_freq_table); i++) + if (val =3D=3D mpl3115_samp_freq_table[i][0] && + val2 =3D=3D mpl3115_samp_freq_table[i][1]) + break; + + if (i =3D=3D ARRAY_SIZE(mpl3115_samp_freq_table)) + return -EINVAL; + + if (!iio_device_claim_direct(indio_dev)) + return -EBUSY; + + ret =3D i2c_smbus_write_byte_data(data->client, MPL3115_CTRL_REG2, i); + iio_device_release_direct(indio_dev); + return ret; +} + static irqreturn_t mpl3115_trigger_handler(int irq, void *p) { struct iio_poll_func *pf =3D p; @@ -224,6 +296,9 @@ static const struct iio_chan_spec mpl3115_channels[] = =3D { .type =3D IIO_PRESSURE, .info_mask_separate =3D BIT(IIO_CHAN_INFO_RAW), .info_mask_shared_by_type =3D BIT(IIO_CHAN_INFO_SCALE), + .info_mask_shared_by_all =3D BIT(IIO_CHAN_INFO_SAMP_FREQ), + .info_mask_shared_by_all_available =3D + BIT(IIO_CHAN_INFO_SAMP_FREQ), .scan_index =3D 0, .scan_type =3D { .sign =3D 'u', @@ -237,6 +312,9 @@ static const struct iio_chan_spec mpl3115_channels[] = =3D { .type =3D IIO_TEMP, .info_mask_separate =3D BIT(IIO_CHAN_INFO_RAW), .info_mask_shared_by_type =3D BIT(IIO_CHAN_INFO_SCALE), + .info_mask_shared_by_all =3D BIT(IIO_CHAN_INFO_SAMP_FREQ), + .info_mask_shared_by_all_available =3D + BIT(IIO_CHAN_INFO_SAMP_FREQ), .scan_index =3D 1, .scan_type =3D { .sign =3D 's', @@ -307,6 +385,8 @@ static const struct iio_trigger_ops mpl3115_trigger_ops= =3D { =20 static const struct iio_info mpl3115_info =3D { .read_raw =3D &mpl3115_read_raw, + .read_avail =3D &mpl3115_read_avail, + .write_raw =3D &mpl3115_write_raw, }; =20 static int mpl3115_trigger_probe(struct mpl3115_data *data, --=20 2.25.1