From nobody Thu Oct 2 07:48:33 2025 Received: from mail-pj1-f74.google.com (mail-pj1-f74.google.com [209.85.216.74]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 65711322757 for ; Fri, 19 Sep 2025 22:34:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.74 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758321266; cv=none; b=YQKSLzO0Nh74fP0P8BS0kAnyoHRYEFGqzO0NycVC1DT2ALD5cF5Tm91X+Oq73iOl8DyOFH2ieM45QNasy/NlKBuVgdWZOhMhk3jN94Sxi/1iZiPR8U1vf4rW5xpeHAUZNH9Xkb/zwZNylK6zbQKkcAlvHreRh6apL4oElEuXmrI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758321266; c=relaxed/simple; bh=0RiErcI8FDtLgr3FwfUpR8gYIzgU2r/zww9pDcLYU/Q=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=SYOawBvJbJ0Eepemrx9h7Hf5KU3X7DldBRtXzYs8+8TlFqKzuf9JqUPS0YPrkS+nmcdPXsdzOzSHUHbjJuDTg+KbikS7hPwpE/+hijm7iBPLwmjrUkhbALgdfhtYDr8jA6nrvaG7YQkKqUmfkrWAWLDak2v0/UR6gaIC6zLZ06c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--seanjc.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=Y208+KtJ; arc=none smtp.client-ip=209.85.216.74 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--seanjc.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="Y208+KtJ" Received: by mail-pj1-f74.google.com with SMTP id 98e67ed59e1d1-32d4e8fe166so3333121a91.2 for ; Fri, 19 Sep 2025 15:34:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1758321264; x=1758926064; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:reply-to:from:to:cc:subject:date:message-id:reply-to; bh=ZspBnxEuwikP8ZIZtV9+9DQHM/dWGvJThvyQZ8JPEq8=; b=Y208+KtJDC10qWetTUUEmSnejhwTCfBXAd384Fia79zOorG6wNyuchrcS2m4rTbV2A dHkPw/WdOSgNoKs6M8sZzCwtn3K4qP7MYQvTHLGAOypsm8PK9cpZPJ++mrioDI6/vLcY y/lRmi2yhgSBTM0MNzAFmDY7C9q53dS8NWa/KNKy1i5S/sAsibBPMyyTt+pPppjC5JbZ 4JuWMTdaglhM1BUed9ZPgJ2e/B8JoyvjxICijd34e0xkW6sMqVerfSmMK/YXKZ2SMRPd Qf7bZ4vPQgyW9MYRZJ+kR/xT5Ei8Br7YZA8YtZykFxToqn8ViGwxPl+4Eo6Pvtvc8ErZ Bvfg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758321264; x=1758926064; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:reply-to:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=ZspBnxEuwikP8ZIZtV9+9DQHM/dWGvJThvyQZ8JPEq8=; b=s7S5vccjIGJhk77sN8BOFiLzhzyM+ex4kMieyV6yJ4iLHAcWOqlUWkZ/vBjJ7iZo13 NxMF/7Vgu/frE1UjzinbaNNRVCdiIU+hJjLmcgtiYrsJ5MgfLUZwIqhaJtapQEiXSyR2 n9oW7qEXQXE/w5yCaJuiNlvPFcV28g/3hgnn99DKGPYaUg5KLxtx3oFSjg6oZRHFbQU8 icaAdgdUWEvv+M5n6MHXX9p0H0eyUbP3TGYptd+m/vHNz4w+HuYH3ePlXL41RcehtS2W y7kA7iZOcpjM/aHxoRiMGCA1fHmmY7ezNiPdaJGlMXAUQsBGqvHglBnu/HlafF+beo+M 74DA== X-Forwarded-Encrypted: i=1; AJvYcCVp0uPcaqcxBV4KEnTlYCux/iBpni2lNhZ1fYIKucLxeAAnVG7KalLIeajYGYcrI7P2JMHjRMIlgDFgjT4=@vger.kernel.org X-Gm-Message-State: AOJu0YzLG20btq3g91zd4CneTa3/1z90bis9pT+jcf9lGl1OSJmnkdEy Mka5jfOrtIPTquTVzPRL0mYzgHzWdKlhIg9AGAFADs/AA3IqZ1qtTu8vnuwKP1pXBETL9ZfiVNx 24DJCjg== X-Google-Smtp-Source: AGHT+IGFqt8MF81EQPW7BGCnPdLfrXLZaEUWAadhj/2BJFplX7TmryXjGuHvUknv3czIUkBX7tsHCAMl6Qk= X-Received: from pjh8.prod.google.com ([2002:a17:90b:3f88:b0:32e:e4e6:ecfe]) (user=seanjc job=prod-delivery.src-stubby-dispatcher) by 2002:a17:90b:1e53:b0:32e:6fae:ba53 with SMTP id 98e67ed59e1d1-33097fd571dmr5828821a91.8.1758321263742; Fri, 19 Sep 2025 15:34:23 -0700 (PDT) Reply-To: Sean Christopherson Date: Fri, 19 Sep 2025 15:32:51 -0700 In-Reply-To: <20250919223258.1604852-1-seanjc@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20250919223258.1604852-1-seanjc@google.com> X-Mailer: git-send-email 2.51.0.470.ga7dc726c21-goog Message-ID: <20250919223258.1604852-45-seanjc@google.com> Subject: [PATCH v16 44/51] KVM: selftests: Add ex_str() to print human friendly name of exception vectors From: Sean Christopherson To: Paolo Bonzini , Sean Christopherson Cc: kvm@vger.kernel.org, linux-kernel@vger.kernel.org, Tom Lendacky , Mathias Krause , John Allen , Rick Edgecombe , Chao Gao , Binbin Wu , Xiaoyao Li , Maxim Levitsky , Zhang Yi Z , Xin Li Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Steal exception_mnemonic() from KVM-Unit-Tests as ex_str() (to keep line lengths reasonable) and use it in assert messages that currently print the raw vector number. Co-developed-by: Chao Gao Signed-off-by: Chao Gao Signed-off-by: Sean Christopherson --- .../selftests/kvm/include/x86/processor.h | 2 ++ .../testing/selftests/kvm/lib/x86/processor.c | 33 +++++++++++++++++++ .../selftests/kvm/x86/hyperv_features.c | 16 ++++----- .../selftests/kvm/x86/monitor_mwait_test.c | 8 ++--- .../selftests/kvm/x86/pmu_counters_test.c | 4 +-- .../selftests/kvm/x86/vmx_pmu_caps_test.c | 4 +-- .../selftests/kvm/x86/xcr0_cpuid_test.c | 12 +++---- 7 files changed, 57 insertions(+), 22 deletions(-) diff --git a/tools/testing/selftests/kvm/include/x86/processor.h b/tools/te= sting/selftests/kvm/include/x86/processor.h index efcc4b1de523..2ad84f3809e8 100644 --- a/tools/testing/selftests/kvm/include/x86/processor.h +++ b/tools/testing/selftests/kvm/include/x86/processor.h @@ -34,6 +34,8 @@ extern uint64_t guest_tsc_khz; =20 #define NMI_VECTOR 0x02 =20 +const char *ex_str(int vector); + #define X86_EFLAGS_FIXED (1u << 1) =20 #define X86_CR4_VME (1ul << 0) diff --git a/tools/testing/selftests/kvm/lib/x86/processor.c b/tools/testin= g/selftests/kvm/lib/x86/processor.c index 3b63c99f7b96..f9182dbd07f2 100644 --- a/tools/testing/selftests/kvm/lib/x86/processor.c +++ b/tools/testing/selftests/kvm/lib/x86/processor.c @@ -23,6 +23,39 @@ bool host_cpu_is_intel; bool is_forced_emulation_enabled; uint64_t guest_tsc_khz; =20 +const char *ex_str(int vector) +{ + switch (vector) { +#define VEC_STR(v) case v##_VECTOR: return "#" #v + case DE_VECTOR: return "no exception"; + case KVM_MAGIC_DE_VECTOR: return "#DE"; + VEC_STR(DB); + VEC_STR(NMI); + VEC_STR(BP); + VEC_STR(OF); + VEC_STR(BR); + VEC_STR(UD); + VEC_STR(NM); + VEC_STR(DF); + VEC_STR(TS); + VEC_STR(NP); + VEC_STR(SS); + VEC_STR(GP); + VEC_STR(PF); + VEC_STR(MF); + VEC_STR(AC); + VEC_STR(MC); + VEC_STR(XM); + VEC_STR(VE); + VEC_STR(CP); + VEC_STR(HV); + VEC_STR(VC); + VEC_STR(SX); + default: return "#??"; +#undef VEC_STR + } +} + static void regs_dump(FILE *stream, struct kvm_regs *regs, uint8_t indent) { fprintf(stream, "%*srax: 0x%.16llx rbx: 0x%.16llx " diff --git a/tools/testing/selftests/kvm/x86/hyperv_features.c b/tools/test= ing/selftests/kvm/x86/hyperv_features.c index 068e9c69710d..99d327084172 100644 --- a/tools/testing/selftests/kvm/x86/hyperv_features.c +++ b/tools/testing/selftests/kvm/x86/hyperv_features.c @@ -54,12 +54,12 @@ static void guest_msr(struct msr_data *msr) =20 if (msr->fault_expected) __GUEST_ASSERT(vector =3D=3D GP_VECTOR, - "Expected #GP on %sMSR(0x%x), got vector '0x%x'", - msr->write ? "WR" : "RD", msr->idx, vector); + "Expected #GP on %sMSR(0x%x), got %s", + msr->write ? "WR" : "RD", msr->idx, ex_str(vector)); else __GUEST_ASSERT(!vector, - "Expected success on %sMSR(0x%x), got vector '0x%x'", - msr->write ? "WR" : "RD", msr->idx, vector); + "Expected success on %sMSR(0x%x), got %s", + msr->write ? "WR" : "RD", msr->idx, ex_str(vector)); =20 if (vector || is_write_only_msr(msr->idx)) goto done; @@ -102,12 +102,12 @@ static void guest_hcall(vm_vaddr_t pgs_gpa, struct hc= all_data *hcall) vector =3D __hyperv_hypercall(hcall->control, input, output, &res); if (hcall->ud_expected) { __GUEST_ASSERT(vector =3D=3D UD_VECTOR, - "Expected #UD for control '%lu', got vector '0x%x'", - hcall->control, vector); + "Expected #UD for control '%lu', got %s", + hcall->control, ex_str(vector)); } else { __GUEST_ASSERT(!vector, - "Expected no exception for control '%lu', got vector '0x%x'", - hcall->control, vector); + "Expected no exception for control '%lu', got %s", + hcall->control, ex_str(vector)); GUEST_ASSERT_EQ(res, hcall->expect); } =20 diff --git a/tools/testing/selftests/kvm/x86/monitor_mwait_test.c b/tools/t= esting/selftests/kvm/x86/monitor_mwait_test.c index 0eb371c62ab8..e45c028d2a7e 100644 --- a/tools/testing/selftests/kvm/x86/monitor_mwait_test.c +++ b/tools/testing/selftests/kvm/x86/monitor_mwait_test.c @@ -30,12 +30,12 @@ do { \ \ if (fault_wanted) \ __GUEST_ASSERT((vector) =3D=3D UD_VECTOR, \ - "Expected #UD on " insn " for testcase '0x%x', got '0x%x'", \ - testcase, vector); \ + "Expected #UD on " insn " for testcase '0x%x', got %s", \ + testcase, ex_str(vector)); \ else \ __GUEST_ASSERT(!(vector), \ - "Expected success on " insn " for testcase '0x%x', got '0x%x'", \ - testcase, vector); \ + "Expected success on " insn " for testcase '0x%x', got %s", \ + testcase, ex_str(vector)); \ } while (0) =20 static void guest_monitor_wait(void *arg) diff --git a/tools/testing/selftests/kvm/x86/pmu_counters_test.c b/tools/te= sting/selftests/kvm/x86/pmu_counters_test.c index 89c1e462cd1c..24288b460636 100644 --- a/tools/testing/selftests/kvm/x86/pmu_counters_test.c +++ b/tools/testing/selftests/kvm/x86/pmu_counters_test.c @@ -346,8 +346,8 @@ static void test_arch_events(uint8_t pmu_version, uint6= 4_t perf_capabilities, =20 #define GUEST_ASSERT_PMC_MSR_ACCESS(insn, msr, expect_gp, vector) \ __GUEST_ASSERT(expect_gp ? vector =3D=3D GP_VECTOR : !vector, \ - "Expected %s on " #insn "(0x%x), got vector %u", \ - expect_gp ? "#GP" : "no fault", msr, vector) \ + "Expected %s on " #insn "(0x%x), got %s", \ + expect_gp ? "#GP" : "no fault", msr, ex_str(vector)) \ =20 #define GUEST_ASSERT_PMC_VALUE(insn, msr, val, expected) \ __GUEST_ASSERT(val =3D=3D expected, \ diff --git a/tools/testing/selftests/kvm/x86/vmx_pmu_caps_test.c b/tools/te= sting/selftests/kvm/x86/vmx_pmu_caps_test.c index a1f5ff45d518..7d37f0cd4eb9 100644 --- a/tools/testing/selftests/kvm/x86/vmx_pmu_caps_test.c +++ b/tools/testing/selftests/kvm/x86/vmx_pmu_caps_test.c @@ -56,8 +56,8 @@ static void guest_test_perf_capabilities_gp(uint64_t val) uint8_t vector =3D wrmsr_safe(MSR_IA32_PERF_CAPABILITIES, val); =20 __GUEST_ASSERT(vector =3D=3D GP_VECTOR, - "Expected #GP for value '0x%lx', got vector '0x%x'", - val, vector); + "Expected #GP for value '0x%lx', got %s", + val, ex_str(vector)); } =20 static void guest_code(uint64_t current_val) diff --git a/tools/testing/selftests/kvm/x86/xcr0_cpuid_test.c b/tools/test= ing/selftests/kvm/x86/xcr0_cpuid_test.c index c8a5c5e51661..d038c1571729 100644 --- a/tools/testing/selftests/kvm/x86/xcr0_cpuid_test.c +++ b/tools/testing/selftests/kvm/x86/xcr0_cpuid_test.c @@ -81,13 +81,13 @@ static void guest_code(void) =20 vector =3D xsetbv_safe(0, XFEATURE_MASK_FP); __GUEST_ASSERT(!vector, - "Expected success on XSETBV(FP), got vector '0x%x'", - vector); + "Expected success on XSETBV(FP), got %s", + ex_str(vector)); =20 vector =3D xsetbv_safe(0, supported_xcr0); __GUEST_ASSERT(!vector, - "Expected success on XSETBV(0x%lx), got vector '0x%x'", - supported_xcr0, vector); + "Expected success on XSETBV(0x%lx), got %s", + supported_xcr0, ex_str(vector)); =20 for (i =3D 0; i < 64; i++) { if (supported_xcr0 & BIT_ULL(i)) @@ -95,8 +95,8 @@ static void guest_code(void) =20 vector =3D xsetbv_safe(0, supported_xcr0 | BIT_ULL(i)); __GUEST_ASSERT(vector =3D=3D GP_VECTOR, - "Expected #GP on XSETBV(0x%llx), supported XCR0 =3D %lx, got vec= tor '0x%x'", - BIT_ULL(i), supported_xcr0, vector); + "Expected #GP on XSETBV(0x%llx), supported XCR0 =3D %lx, got %s", + BIT_ULL(i), supported_xcr0, ex_str(vector)); } =20 GUEST_DONE(); --=20 2.51.0.470.ga7dc726c21-goog