From nobody Thu Oct 2 07:49:05 2025 Received: from mail-io1-f43.google.com (mail-io1-f43.google.com [209.85.166.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC08431FEDB for ; Fri, 19 Sep 2025 15:59:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.166.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758297566; cv=none; b=ui/XI2wcMT28W5lyXn2A5CCtW9HxRHJIiA5+psHdm53yfTMpqe2JoenA8dqUTH73ZLvaxouryd+6Rf6Yfr6IwKI8h1t5BAFQiZgAex4FXt1nbqbALCXM/l+MBzW43w3FxviqeGtCbc+ftDlXNZYycEnOpOoPnJpvrBBRzYZ87os= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758297566; c=relaxed/simple; bh=NlMkLdvD64IRA/MwFZvIoBYriU4Nid/OitYs5+FRBUQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=cOHYNetWrFRhpXr7s9o/wIYT1/Jy3DZ8rpMiGY2s3fKqoR1vKxrhEfpU37fGe4g/O1eSg4j4r3z5Us4lmM/CvsLAwQlMQibGtB2az/zts6HLf2zy0JECtk/9x/1GesYkrEkdixS+f++cPrSXQcIa/LQ6wmJ0qkeNDx8PcGp/HD8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=hIba/qvU; arc=none smtp.client-ip=209.85.166.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="hIba/qvU" Received: by mail-io1-f43.google.com with SMTP id ca18e2360f4ac-89737fcb219so172579039f.3 for ; Fri, 19 Sep 2025 08:59:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1758297563; x=1758902363; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Oo7s49MWiPP0XpbU9jJjL7SpuVNC45j91Je82FzACGw=; b=hIba/qvU9jPG2mLC86wu4sLVoK7VbCJibIkixSqa6F6tzSbpIyq0ZR8A6svQzqFQnC GNN/aijr3a26oe9k/JIaldh8tW+ENCK/cbJVgDGCzp0V7f64qpELN7KFMlnIO0frmf7c khWz40qeAYc/W8Db8KcS4KQpYBjSyJmzycXw2S3Eb6DRgR76RdwVG9L2t7fYBX8itstE H3op3/V+iOv4CrMZtwstDlPwVeVyi/oICgjChjqiWo6NNXzBSp2k6m0Gz7uRaiNkN3j8 utPs70cZGC5dX7yhXyeRtVYW+WHxeZT+FQdNIHbXhTiCLfCLSeE3Fz2bOV9iXkpIHP3E aJSw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758297563; x=1758902363; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Oo7s49MWiPP0XpbU9jJjL7SpuVNC45j91Je82FzACGw=; b=mE2q7CigtaWmp2xGQG+b4ihWQLi07p3EzjCwFRMo33+h372DYfe3+EuANp55i14j/V rmTqQ+Z0ekvCL+OG+B4Ba4K5+fbAhBolh5oB04WJIRod6Z97cNmA5hg9ZKwgBjYmNVgz QBz0vImOdQaZDE/JyECDoxuSdOvbovdUVV+5s4kmGZneL0qj7KVAYUj5xisr+bjrN8KP Nr9r1z3tZ5FWk1jQy+GdDYuSSz8id2Hg3KxT58/fXYx8lrEe3vvat2nyRdLeecknbw0Z YkhNcWdC86Mh2WQ/YPTcUhJSthRG+YPWf9synDv/1udOu3Mn5WG2+ECOFp9GPW/qsbsE IAvQ== X-Forwarded-Encrypted: i=1; AJvYcCUfvmvoxtBYZfmUoCO/hA+XpdVWAzUSJUY4T0+vbJK1RbX4nixUlzF4pwMP2SJZuIGGvjHT6i0mNzlfVJg=@vger.kernel.org X-Gm-Message-State: AOJu0YyHUR4la+L7CjgXVFCB0C5q4n2LbVo8yPauincS4LMwOqjGaPyr U4uoyGLzf6FvyH6gR0dL1CCrOs88zSuYQeCm531lU2f4vocofKGKkr8TTUa5EUIA+Xg= X-Gm-Gg: ASbGncu3YXLMX2rmxh7dTTYD886z7RWdwfWlOeakOnp7EcHnq0QxE4l3x+Infx0nPQj f/Zbp9VvFGvXQmfvKOT072eLrXTLmQqaq0fRLb8/aWN2IwXaG9NXe/g/+bcx4XKa5tUWEwvbGND 30JtAWMgGJJmR9R3rFjdK9+f4U9XLhiMmItSNPDt7/LIdSxOMiqrux1PXF29X5J3uZSdO81kcQt RF+kEPET0OywT920uQvh4a3ZnxkUMElC1cq4gATqy/n8YKUhcvjZK5ry4Qj2p/h9fnfO4GfHyn6 JsBdS45zP5VhHWV04rVRNPYo/DqLjxMb4VC4L4MYRckCIA8kd8bec9tCv6VURYixBeTlKgtcGEp g/lo5z8Y/DDWxQu9U603A5WpT4KyK+Q2YhN/mQ5Sw14l7dXcBDAHAgyCZECGjqoFiVQ== X-Google-Smtp-Source: AGHT+IGv8Gt7EaPcdotr9gY5Yd6METFFETdEj+xRnRLa13tdcKb2eRmmBl1GTwt/NGaaW1sg3ZmbBQ== X-Received: by 2002:a05:6e02:258a:b0:423:fdc4:4e35 with SMTP id e9e14a558f8ab-4248197e1b4mr55249165ab.24.1758297562539; Fri, 19 Sep 2025 08:59:22 -0700 (PDT) Received: from zippy.localdomain (c-75-72-117-212.hsd1.mn.comcast.net. [75.72.117.212]) by smtp.gmail.com with ESMTPSA id 8926c6da1cb9f-53d50aa460bsm2250898173.52.2025.09.19.08.59.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 19 Sep 2025 08:59:22 -0700 (PDT) From: Alex Elder To: broonie@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: dlan@gentoo.org, ziyao@disroot.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, p.zabel@pengutronix.de, spacemit@lists.linux.dev, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 3/3] riscv: dts: spacemit: define a SPI controller node Date: Fri, 19 Sep 2025 10:59:13 -0500 Message-ID: <20250919155914.935608-4-elder@riscstar.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250919155914.935608-1-elder@riscstar.com> References: <20250919155914.935608-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Define a node for the fourth SoC SPI controller (number 3) on the SpacemiT K1 SoC. Enable it on the Banana Pi BPI-F3 board, which exposes this feature via its GPIO block: GPIO PIN 19: MOSI GPIO PIN 21: MISO GPIO PIN 23: SCLK GPIO PIN 24: SS (inverted) Define pincontrol configurations for the pins as used on that board. (This was tested using a GigaDevice GD25Q64E SPI NOR chip.) Signed-off-by: Alex Elder --- v2: - DT aliases are used rather than spacemit,k1-ssp-id for bus number - The order of two pin control properties was changed as requested - Clock names and DMA names are now on one line in the "k1.dtsi" - The interrupts property is used rather than interrupts-extended .../boot/dts/spacemit/k1-bananapi-f3.dts | 7 +++++++ arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi | 20 +++++++++++++++++++ arch/riscv/boot/dts/spacemit/k1.dtsi | 16 +++++++++++++++ 3 files changed, 43 insertions(+) diff --git a/arch/riscv/boot/dts/spacemit/k1-bananapi-f3.dts b/arch/riscv/b= oot/dts/spacemit/k1-bananapi-f3.dts index 2aaaff77831e1..d9d865fbe320e 100644 --- a/arch/riscv/boot/dts/spacemit/k1-bananapi-f3.dts +++ b/arch/riscv/boot/dts/spacemit/k1-bananapi-f3.dts @@ -14,6 +14,7 @@ aliases { ethernet0 =3D ð0; ethernet1 =3D ð1; serial0 =3D &uart0; + spi3 =3D &spi3; }; =20 chosen { @@ -92,6 +93,12 @@ &pdma { status =3D "okay"; }; =20 +&spi3 { + pinctrl-0 =3D <&ssp3_0_cfg>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + &uart0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&uart0_2_cfg>; diff --git a/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi b/arch/riscv/boot= /dts/spacemit/k1-pinctrl.dtsi index aff19c86d5ff3..205c201a3005c 100644 --- a/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi +++ b/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi @@ -76,4 +76,24 @@ pwm14-1-pins { drive-strength =3D <32>; }; }; + + ssp3_0_cfg: ssp3-0-cfg { + ssp3-0-no-pull-pins { + pinmux =3D , /* SCLK */ + , /* MOSI */ + ; /* MISO */ + + bias-disable; + drive-strength =3D <19>; + power-source =3D <3300>; + }; + + ssp3-0-frm-pins { + pinmux =3D ; /* FRM (frame) */ + + bias-pull-up =3D <0>; + drive-strength =3D <19>; + power-source =3D <3300>; + }; + }; }; diff --git a/arch/riscv/boot/dts/spacemit/k1.dtsi b/arch/riscv/boot/dts/spa= cemit/k1.dtsi index 6cdcd80a7c83b..f8c37d16968e4 100644 --- a/arch/riscv/boot/dts/spacemit/k1.dtsi +++ b/arch/riscv/boot/dts/spacemit/k1.dtsi @@ -856,6 +856,22 @@ storage-bus { #size-cells =3D <2>; dma-ranges =3D <0x0 0x00000000 0x0 0x00000000 0x0 0x80000000>; =20 + spi3: spi@d401c000 { + compatible =3D "spacemit,k1-spi"; + reg =3D <0x0 0xd401c000 0x0 0x30>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&syscon_apbc CLK_SSP3>, + <&syscon_apbc CLK_SSP3_BUS>; + clock-names =3D "core", "bus"; + resets =3D <&syscon_apbc RESET_SSP3>; + interrupts =3D <55>; + dmas =3D <&pdma 20>, + <&pdma 19>; + dma-names =3D "rx", "tx"; + status =3D "disabled"; + }; + emmc: mmc@d4281000 { compatible =3D "spacemit,k1-sdhci"; reg =3D <0x0 0xd4281000 0x0 0x200>; --=20 2.48.1