From nobody Thu Oct 2 09:17:01 2025 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AD941312805 for ; Fri, 19 Sep 2025 13:56:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758290193; cv=none; b=iaGTmsed7HztLAxSyh6oowBeYhABrG4ovEyXoIgEVZrupRTxAQc5WowQgUnuC4zgp5QGjKhvb2XFOq2WcOl1CflXgqM0ityTwIQV1EkMYN+ExWdjZNInfuoIYlmNWwdh0QMimiLINazWgT6DWGTGz0SzpIxI5eBKA2sCP90++aA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758290193; c=relaxed/simple; bh=OhAPqaXLXCmsNIfo7/tILARHNy+GrLJldAAVbkxmaW8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jKiUnoGiLZsMQXYpdbRbaxwIrUDSQbniI2J0tXNe5UHsBPwZOwIWDPmDTotDAJ2NHLD/FiqbcK2bBO9vl3nHM59y96aeodWr370CIu0xlSi5yKLCeyAxrqsSLTI0asV+i1kOBgioCYn2o+FkajdXrq1/9g7peEEg8SDVRVtAE1g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=dg+XUrQQ; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="dg+XUrQQ" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-4619eb182c8so20266315e9.1 for ; Fri, 19 Sep 2025 06:56:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1758290190; x=1758894990; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=dg+XUrQQkuTGT32s5zYt8TCMHW1IZ1rBNLPXBV2jiCtTrCfF6X6fn/ILaPVihc4zIp m4RIi5LarV3u/KBDCi8B26hrwfVYUp+CwCdR7viPa5mu78Yxes5s2iHgnG7AKhC09O72 OszmqBT4UcOzNN02JW4x3wGfezh81DiLCahMT5zkTVMqZCVp5AF6MktlOtVxw1RWBlPG GzX4KNzgv90CIJDsZlpMCoFMPGtVXGHf5RlQw1MR+n5/Rtf/D7gLwA4rEul2OILuyOqT uIc55KPCo29ie3DtR+cXfgGdHnfn9pxpAAKC91kzRrq8UvEPsbsZhx9NwKdTRCOxbLgu gzOw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758290190; x=1758894990; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=dagGHnO3iiiVnD8Xl2jTHaLg3Sntpo846/YSY4FtDUddZ0ZdpSZuRNAziIDkYmLtlT 8A26YqcAoo3+NWY0j/D4MsPjEENEAYbSPsoZR7Fb7Bs9p/PBjFt9Q30OM65xdWfd78MC kUV5sMICx+nuKJZ/3hCmEvg9jMt2YKyan4n57WqDETU60qKPEdPMlYVNGSIeyw1d4OqP +ryhworDXwIirjcCZFGoaSAC9RCdyL30Fe1vDGRinHeEdXIfTMwYHu3V1TCtirJ54U4n VkZKSnIbETFeG3u343ZIT9mRltAuF3cwejHvyM6ttGmYPmUbwtMIoI1pvupfYX05lw4Q ipbQ== X-Forwarded-Encrypted: i=1; AJvYcCVMey+h+tiqwvwOFbzJ6vizRBYCYsK7Jdwh2cVdcGFkp1lTjQjTejS88Sk16PSFuD+l3WuDREXHdxtBZMA=@vger.kernel.org X-Gm-Message-State: AOJu0YyF4qXhx62ADxM5Guc8PZx4aGwF3bkDnhS496pZFvFybMrqmW6d Tkm6MFGdhmoXSg6oZyr6BToxHGUCPcqj4cYiBY0fW0pM7hPtO5AbNFPXnd71Ra1AN2Y= X-Gm-Gg: ASbGncuBzyvEkMqhcWhatcJ+B9GSjpPL39RCvA6nMvNYrl+L4dJHmIM8GESf40Eab5W cPUXHvb7LM6ZkKMsih2QaBNS6QU6mRy+pimghkQ5Kz4BopeCvZ213wBaAsCXJTMRxheUOlXzLnT jfLUkDnQzyHidw2iox3RIQqwobV3IFRx6+QsSyBnegfjRXackKKW//Bgszef74WgQNGqqvgQt0z TncqEPSywpkCPcr3uogD7zAFIcRDUyScI91GoY5WXJPw7A2CFOjYun55otXQ1UTywyO/W2aXMtq YYwfiFUT+o/ntVAngITb1Ij9eQtFF/Nu24y7uIZ6tuzjeMmF8ytj1cNr7uYH1Kx5E3ShkXAdn7P 87mrqxtZelVN/NIWqoRz07Ak0cN0gMIs54lQBjSgdrxg= X-Google-Smtp-Source: AGHT+IEZnPyiX9zPgtHCPY0Gj5f3YF+XX20JUZSlTSApuNgq3hFjaMsYQnCWDPD1krWsK+v+e2L12A== X-Received: by 2002:a05:600c:6288:b0:45b:86ee:415f with SMTP id 5b1f17b1804b1-467e63be254mr27573835e9.6.1758290189985; Fri, 19 Sep 2025 06:56:29 -0700 (PDT) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:8ffd:205a:6719:49c1]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4613d14d212sm144913025e9.12.2025.09.19.06.56.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 19 Sep 2025 06:56:29 -0700 (PDT) From: Daniel Lezcano To: jic23@kernel.org, dlechner@baylibre.com, nuno.sa@analog.com, andy@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org Cc: linux-iio@vger.kernel.org, s32@nxp.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com Subject: [PATCH v4 1/2] dt-bindings: iio: adc: Add the NXP SAR ADC for s32g2/3 platforms Date: Fri, 19 Sep 2025 15:56:17 +0200 Message-ID: <20250919135618.3065608-2-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250919135618.3065608-1-daniel.lezcano@linaro.org> References: <20250919135618.3065608-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The s32g2 and s32g3 NXP platforms have two instances of a Successive Approximation Register ADC. It supports the raw, trigger and scan modes which involves the DMA. Add their descriptions. Signed-off-by: Daniel Lezcano Reviewed-by: Rob Herring (Arm) --- .../bindings/iio/adc/nxp,s32g2-sar-adc.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar= -adc.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.ya= ml b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml new file mode 100644 index 000000000000..ec258f224df8 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/nxp,s32g2-sar-adc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP Successive Approximation ADC + +description: + The NXP SAR ADC provides fast and accurate analog-to-digital + conversion using the Successive Approximation Register (SAR) method. + It has 12-bit resolution with 8 input channels. Conversions can be + launched in software or using hardware triggers. It supports + continuous and one-shot modes with separate registers. + +maintainers: + - Daniel Lezcano + +properties: + compatible: + oneOf: + - const: nxp,s32g2-sar-adc + - items: + - const: nxp,s32g3-sar-adc + - const: nxp,s32g2-sar-adc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + dmas: + maxItems: 1 + + dma-names: + const: rx + +required: + - compatible + - reg + - interrupts + - clocks + - dmas + - dma-names + +additionalProperties: false + +examples: + - | + #include + + adc@401f8000 { + compatible =3D "nxp,s32g2-sar-adc"; + reg =3D <0x401f8000 0x1000>; + interrupts =3D ; + clocks =3D <&clks 0x41>; + dmas =3D <&edma0 0 32>; + dma-names =3D "rx"; + }; --=20 2.43.0