From nobody Thu Oct 2 09:20:56 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E89E22C0263; Thu, 18 Sep 2025 09:41:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188477; cv=none; b=Y7sY2GSJ8brf/A5nEQ83LGft7iULDShmX/pXrCyqQR/uknpu1kYJNdr3IEQHDUkdw9FKCAyzBOsLXz6t0hiCOnv+lGqfS54k71kSq7M1lArbrSwWh9PmqiJQTbiA1rJld0Wa2pLnFyyUD4v4TsHJqs29zj8kH5Iyo24itLMRYv8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188477; c=relaxed/simple; bh=+LHqx+sEcHOkQ0UhQV1ABT9IsBumPaXoc6QGbl6ZUhc=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=CWX2dXR3P6OrRZ1hb/6Cge5DzjKnpjOkv2Q1FmRII5buNr+TugQDChNmpaZqKmbYP089CKfJ2CHL5m5HliPBf3LKFdu867a9zYLRU9vucU++6EKROS4PvL3XCvF030NNbgPgeR2Fbn/bXnLC+GXVCzGgr02dJXeN+ugJAS29K4o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Dv0nvMyr; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Dv0nvMyr" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58I8aTcC003337; Thu, 18 Sep 2025 09:41:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Iy9vkma+4fqtsOLvCV8LwMyUFXZFRNjX0pvtc56K4eo=; b=Dv0nvMyrkpXTnOWy qTTkPcPn60nsbNE7SjI9R8klE3+g7p6sjWaRssIun0rCcbvme/SNlRMjnD8kUzwm 0GqinDA2fC7uYOwppTbDYrYan7qukM9J+Xm8+sdNWkQ9LoUXJXIEOO0s/TUMVtxd AatbjoLwOjsIkpnHchPLRkhzjypd45RE10XWR7Znc7PwsLmZhZf1nxPjPnGeefjA tsQhMdJYnSR2VEe2mGFFh3Aakyy6xhYJct95Ns2K1nqNOcIKWa0egPLP1efvpfRx 98uORGfBgC8eU8/OhOBsuasuf3u/T/I+jd0cUMeK02bhIC/jfi+ADL6t73sp3V/7 lxYN3g== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 497wqgubt2-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:09 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58I9f8gg029124 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:08 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Thu, 18 Sep 2025 02:40:38 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH 1/9] spi: dt-bindings: spi-qpic-snand: Add IPQ5424 compatible Date: Thu, 18 Sep 2025 15:10:09 +0530 Message-ID: <20250918094017.3844338-2-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250918094017.3844338-1-quic_mdalam@quicinc.com> References: <20250918094017.3844338-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: P8KtmjzLytOjTKRv1wQsWib2jH5lHl_x X-Authority-Analysis: v=2.4 cv=HITDFptv c=1 sm=1 tr=0 ts=68cbd3b6 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=xHbhbzFCDHVFC9Sw49wA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: P8KtmjzLytOjTKRv1wQsWib2jH5lHl_x X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTE3MDEyOCBTYWx0ZWRfX6E64E/LB35/c VzQ4XEH/NCGrmjUaLhYuL1As/guNEsZCwy/1rNMKei89ah1VD7veltdOu+SHfn3YcN6hsZistCG iNQkF3b+TadtMy5HOQxqrgNnft+IbXUQfhqJDYgHP20A4VU20jcrJzLGBsnEYOs+TIsHJymlAcq 7cxiBhX+QDRqOsgfa3wXvweDeBL2dtmCsMgAwEaWn9q1LVROP+MvOBp7ZtfdtbxZPqND8JSXZrZ IAX0wHW3JolIDeT3aYQBnmtRm1EZfj3I4kBOOBCWRzpxJoNZ1ddBIovGFxIY3l2pThkqE8eGkJC JuroOWGFyxs71VdMhd945DyfljPypTUrNQSoreJqNI6Y6Dzt8SMxZzDAgD5AdKv1to34N1mdZJ0 MWSnh9LY X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-17_01,2025-09-18_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 suspectscore=0 phishscore=0 adultscore=0 bulkscore=0 malwarescore=0 impostorscore=0 clxscore=1015 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509170128 Content-Type: text/plain; charset="utf-8" IPQ5424 contains the QPIC-SPI-NAND flash controller which is the same as the one found in IPQ9574. So let's document the IPQ5424 compatible and use IPQ9574 as the fallback. Signed-off-by: Md Sadre Alam Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml= b/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml index cb1f15224b45..39e086ced891 100644 --- a/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml +++ b/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml @@ -25,6 +25,7 @@ properties: - items: - enum: - qcom,ipq5018-snand + - qcom,ipq5424-snand - const: qcom,ipq9574-snand - const: qcom,ipq9574-snand =20 --=20 2.34.1 From nobody Thu Oct 2 09:20:56 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EE4692E9743; Thu, 18 Sep 2025 09:41:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188478; cv=none; b=m7+Qlf4TyrFTUJtC9zd9jptWvak3+0Kr7kEVqds8un+1xauXneVnKXyCWqCUUhFBpJPPkOnoo0ttoF52Un5l9sn72jaKnQNJ5mLZwIUORX+MSyk520DO15k+EiztlzlikjNsCV7YsXtyfAxSBtAuPWFd2dXKvGoGCWBu8j/yUcU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188478; c=relaxed/simple; bh=qOzNqGcSG0GDuk6HKAGNwFesVft70V3Ii7rBIssDkTQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=DKJd4oS6PUjnx2ETm9JjI+jfKZ75xoaR/8tq4lOIVZEwoaZ1FKnIZGpuTCaC7obO9TvcEWAdCHiBXRYw2Fw+HCGZngsX7L8ExR7neJmmka84w8gYD/JI5ppDOVkYyD2nubmB7v4vlzTAfdjWJ8RnvCOrRnuTdm8ZlMPgryEndsM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=PnP1LUSZ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="PnP1LUSZ" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58I3P7b8018228; Thu, 18 Sep 2025 09:41:09 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= UXE3prCps91uHM+QYKiKxjYTOs8jEg+6/Y3TtqoVPu0=; b=PnP1LUSZ039GzBKW DaBoDCNr5dH4Ej9uCBgkF/pBj9avBG3n5xg8+3X/IRLnU4WdnuXmU/n2sl6Tak1V u6X7d9QSoitQaamLBDhxelHlYynTdod4A1rbu7v2QltH1o+NvnxcIyM1TsBOgNNU X5FTyfJflIkCH5gWBe40Hgqju6jKfwqfrM1eFiDDJq9xRQtENTxq4hoLGBqXGSAB xttVmVyrdFUzX4V/1Dd15jI+UYUWWPG9W9nBuwSWiEywoDuHJ9qWXBsGTLA7eOKX r4YoTmHgPUtKzaqfizpRZ4ok28yRCoFl9pRe6HN9AcYPx81+9o2srMDKcy7pXUIb lcJ/vA== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 497fxwds3a-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:09 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58I9f8gh029124 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:08 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Thu, 18 Sep 2025 02:40:43 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH 2/9] spi: dt-bindings: spi-qpic-snand: Add IPQ5332 compatible Date: Thu, 18 Sep 2025 15:10:10 +0530 Message-ID: <20250918094017.3844338-3-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250918094017.3844338-1-quic_mdalam@quicinc.com> References: <20250918094017.3844338-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=HbIUTjE8 c=1 sm=1 tr=0 ts=68cbd3b5 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=xHbhbzFCDHVFC9Sw49wA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTE2MDIwMiBTYWx0ZWRfX2KcN/mVmmjHs 0/ybZbCnLdq4JqstijM3ugDfYSfHLttlVz/oDXcSN/dC8moxYk9NzPc5wHR3anj7aI37+v4g6jP qk2/oNXnjiBXbvtEL5cNbWLMcDVOjawVBBCuFEGPw8kMCcAJb+qTBD8I3F0fEYDB8wpMZ5698X7 YCxOuPWDDjKjpRfxRW1+utHzOoprlr3L5ze+kz7A5FQU9NgqivcNAfEjZdGu8ZorF/so4sqxPe4 /udw4VmCQBryd19aWUenwhQZC/8Crx0FLfiN+nnsV4ibG6tkB0h8qiOfIL9WiQtAy9w0T1igVhc IJfFoDeOL1vG1Q2dkTJYEEHtx5GgQ1tONsLjSXtMTdbn62fVlyt8ZGmZrMvbHqGOfQrl3Gw5BDK y6bV3RzZ X-Proofpoint-GUID: e7CZBJn4jccV4zWWVQ9NkulhGqrKwl5d X-Proofpoint-ORIG-GUID: e7CZBJn4jccV4zWWVQ9NkulhGqrKwl5d X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-17_01,2025-09-18_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 impostorscore=0 bulkscore=0 suspectscore=0 clxscore=1011 adultscore=0 priorityscore=1501 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509160202 Content-Type: text/plain; charset="utf-8" IPQ5332 contains the QPIC-SPI-NAND flash controller which is the same as the one found in IPQ9574. So let's document the IPQ5332 compatible and use IPQ9574 as the fallback. Signed-off-by: Md Sadre Alam Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml= b/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml index 39e086ced891..7d0571feb46d 100644 --- a/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml +++ b/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml @@ -25,6 +25,7 @@ properties: - items: - enum: - qcom,ipq5018-snand + - qcom,ipq5332-snand - qcom,ipq5424-snand - const: qcom,ipq9574-snand - const: qcom,ipq9574-snand --=20 2.34.1 From nobody Thu Oct 2 09:20:56 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A750A1F3BA2; Thu, 18 Sep 2025 09:41:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188476; cv=none; b=bGb0yLeE98Lnq+XDplO8fj99LQqUwToBxSQKA1X20hKSlqEFTqmooWr7OVyStj2oMQHT4A4XFp1apacqtorti8W9KMXa53rO8cZGUW6BvDmRheoNgiLZYrOR8X91yn+t4KNwk3FzlG2I8TAE7VEdSyW5Por1QTBkALJ/RKGPb5M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188476; c=relaxed/simple; bh=LQ506tB3WQ7hJCV2EpaTj4/AIAYT56h+nU4Q0rMGDMg=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=EcnDW0hJzoIvZIlCOGWlmrvHQ+QDTavyH7BgJA1smLTzbOwDkvweWkdG4MHvkHJ7t8xV+jI2mC3FFaD97F5iomaIT4c16YdM3nrSZcoigLgViLmYDU8no6HvWayaIbPynT5Q1ZrlSd635ULYl9j23/0OOd/Or82T0UuWV6ttymc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=NYRENgRl; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="NYRENgRl" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58I4F70o029495; Thu, 18 Sep 2025 09:41:09 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 0BwVydKM3XUUS2XtcsYDduIU7aFphgN9R/6nOwqwD0g=; b=NYRENgRlzpORcJKD rmxJQ/GxBSl4zcu0O1XUCzKHuwfngPUjctmmTsR9ecMV37QIoY/2m6qq5X5lZgxq zEKsaJpmNuglZYq9dUEjwTKpIp7uBtpsgttnqRYxHYQvrn2d7A595wzvy4m4UUSc noB/yPudqLV2Yr4PaSKtMgPv08uJrESEmwAkSNod3wAmG5vxwZAGIxKyBZEwAw5X vXvdBRt2U6ZQ6C8toSljfj79xWRb92jHsPUc8Wc6kdeUveMW56fAHIF0Od+ufO5C SvOpqZrrUcsKH0xPYPJF9CWZ1MShuuZp5P9V/nKMd4A7vg8mLyjgc0SbKVj9VEpW 37HDkA== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 497fy0wrb6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:09 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58I9f8gi029124 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:09 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Thu, 18 Sep 2025 02:40:47 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH 3/9] dma: qcom: bam_dma: Fix command element mask field for BAM v1.6.0+ Date: Thu, 18 Sep 2025 15:10:11 +0530 Message-ID: <20250918094017.3844338-4-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250918094017.3844338-1-quic_mdalam@quicinc.com> References: <20250918094017.3844338-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: Tph0pl-LUBOxn5KmIWXwucSvAXPWPt-r X-Authority-Analysis: v=2.4 cv=btZMBFai c=1 sm=1 tr=0 ts=68cbd3b5 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=tI2DGrTi7ExM0tNOktYA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: Tph0pl-LUBOxn5KmIWXwucSvAXPWPt-r X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTE2MDIwMiBTYWx0ZWRfX0/BCCYTDdrwk kDqrA7ph0PhUrPNHbrpT0sjbuqJQKetiZfBJ0iGaCGRj6kKohvm5vLkeOYWcAUNY2a+qWhsikkO 6ibaJkxY+N1iwN7x1XKX0rJXWALmQnX8mKC5FsLL+RueNrmA9WdAunpy3VMOss81pJsrKmmtNbQ nHpV+jqDViVF1aHgPf26/U4JkiXAv+w3VpG+XLdgMULHTYsZEqn1UoQvSh/4nnVEu1+ndgkkR81 d57l3CIgZxPfjHwgeprN5OBEq1b5uj8ycw3+v7Mpt2ZBM3gFXeZtReetzy7OPo79kNeN1VYVP9Z 9aQsyWGALgW9KOCDl7XMl8SJB/XJLjmtnurvjnGp8X4O5icABF0WwImOJ+slJjVZYvUjQm+XSIZ c1C1Ds8b X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-17_01,2025-09-18_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 priorityscore=1501 impostorscore=0 clxscore=1015 malwarescore=0 spamscore=0 adultscore=0 phishscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509160202 Content-Type: text/plain; charset="utf-8" BAM version 1.6.0 and later changed the behavior of the mask field in command elements for read operations. In newer BAM versions, the mask field for read commands contains the upper 4 bits of the destination address to support 36-bit addressing, while for write commands it continues to function as a traditional write mask. This change causes NAND enumeration failures on platforms like IPQ5424 that use BAM v1.6.0+, because the current code sets mask=3D0xffffffff for all commands. For read commands on newer BAM versions, this results in the hardware interpreting the destination address as 0xf_xxxxxxxx (invalid high memory) instead of the intended 0x0_xxxxxxxx address. Fixed this issue by: 1. Updating the bam_cmd_element structure documentation to reflect the dual purpose of the mask field 2. Modifying bam_prep_ce_le32() to set appropriate mask values based on command type: - For read commands: mask =3D 0 (32-bit addressing, upper bits =3D 0) - For write commands: mask =3D 0xffffffff (traditional write mask) 3. Maintaining backward compatibility with older BAM versions This fix enables proper NAND functionality on IPQ5424 and other platforms using BAM v1.6.0+ while preserving compatibility with existing systems. Signed-off-by: Md Sadre Alam Tested-by: Lakshmi Sowjanya D # on SDX75 --- include/linux/dma/qcom_bam_dma.h | 21 ++++++++++++++++----- 1 file changed, 16 insertions(+), 5 deletions(-) diff --git a/include/linux/dma/qcom_bam_dma.h b/include/linux/dma/qcom_bam_= dma.h index 68fc0e643b1b..d9d07a9ab313 100644 --- a/include/linux/dma/qcom_bam_dma.h +++ b/include/linux/dma/qcom_bam_dma.h @@ -13,9 +13,12 @@ * supported by BAM DMA Engine. * * @cmd_and_addr - upper 8 bits command and lower 24 bits register address. - * @data - for write command: content to be written into peripheral regist= er. - * for read command: dest addr to write peripheral register value. - * @mask - register mask. + * @data - For write command: content to be written into peripheral regist= er. + * For read command: lower 32 bits of destination address. + * @mask - For write command: register write mask. + * For read command on BAM v1.6.0+: upper 4 bits of destination address. + * For read command on BAM < v1.6.0: ignored by hardware. + * Setting to 0 ensures 32-bit addressing compatibility. * @reserved - for future usage. * */ @@ -42,6 +45,10 @@ enum bam_command_type { * @addr: target address * @cmd: BAM command * @data: actual data for write and dest addr for read in le32 + * + * For BAM v1.6.0+, the mask field behavior depends on command type: + * - Write commands: mask =3D write mask (typically 0xffffffff) + * - Read commands: mask =3D upper 4 bits of destination address (0 for 32= -bit) */ static inline void bam_prep_ce_le32(struct bam_cmd_element *bam_ce, u32 addr, @@ -50,7 +57,11 @@ bam_prep_ce_le32(struct bam_cmd_element *bam_ce, u32 add= r, bam_ce->cmd_and_addr =3D cpu_to_le32((addr & 0xffffff) | ((cmd & 0xff) << 24)); bam_ce->data =3D data; - bam_ce->mask =3D cpu_to_le32(0xffffffff); + if (cmd =3D=3D BAM_READ_COMMAND) + bam_ce->mask =3D cpu_to_le32(0x0); /* 32-bit addressing */ + else + bam_ce->mask =3D cpu_to_le32(0xffffffff); /* Write mask */ + bam_ce->reserved =3D 0; } =20 /* @@ -60,7 +71,7 @@ bam_prep_ce_le32(struct bam_cmd_element *bam_ce, u32 addr, * @bam_ce: BAM command element * @addr: target address * @cmd: BAM command - * @data: actual data for write and dest addr for read + * @data: actual data for write and destination address for read */ static inline void bam_prep_ce(struct bam_cmd_element *bam_ce, u32 addr, --=20 2.34.1 From nobody Thu Oct 2 09:20:56 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D5EF21D9663; Thu, 18 Sep 2025 09:41:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188475; cv=none; b=vF88A94Zt6TsjCLS1Ny6g/bEUTpiWfgTib9CgbgnkhAgFTXLQgKneiazkNw4pciTBPC0KsE+KEvHEJmzajH77K+v/R3C6rA6RdF00BnNuO1y05Zj8I9FjsY1X9WG9X9Xrt8jCViNkkqy4aZaXnVY3yO6ox5MSPgNIjyynJ0ACX8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188475; c=relaxed/simple; bh=ixkdTPvFUCxFE95etiwcgzZUrptGeYMATeqD3qe54l8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=bJR5kZ3ETPAzgzs0Afqb4k1DOADc2/NLnIJ1PeyS9+AsXspOyCSYtxBvIWmmRvPZwvoVBpg/ncKksPKs247bMWhziN2YmXbzFrJfFU4uLGNTSH3fdT2Kku86l9+EwVSQZnMaYZjxXBpSN6Lb2Uu6tdu0Cpgy+0sycPPPtxoNaU0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=mOkN3dLF; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="mOkN3dLF" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58I8BBRf007486; Thu, 18 Sep 2025 09:41:09 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 6SUqQPxDgyxQKMxp0CuYLZT1/B9YWizmbnY5cZquSxs=; b=mOkN3dLFRLcVIq9b p4OgbGeh9IXe8Jw7GTbdSyIPfQJ2pMGlsBobCfNTJAIHgxDsmVluUzu+RKNoTyPR aSDTWPy4wDxWNlIJ/TCBx94DPTJCslhkjkfrbbjtQlGgixu+j2tflHx2osJw2oGG glBHBhgD0zc5aEGcm6hUU3jqMidf6hVDo3KJ6mZgJA2bO6uS7nu2rcGzLG7CElGF BaaWrCtbJjDFdzKeSrFxJP25TrwsCQwsqiyIv14Zp/7a71z2PfASM81OktPMPIdj 3aiSkYVV5yZaDfPfTaBfAhsfmKgYhM6ezeYoezWngyUtVnY+3bDzN1SlRSnqVkoa 8gZuUQ== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 498eber9jv-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:09 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58I9f8gj029124 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:09 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Thu, 18 Sep 2025 02:40:51 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH 4/9] arm64: dts: qcom: ipq5424: Add QPIC SPI NAND controller support Date: Thu, 18 Sep 2025 15:10:12 +0530 Message-ID: <20250918094017.3844338-5-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250918094017.3844338-1-quic_mdalam@quicinc.com> References: <20250918094017.3844338-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: UpztV1MAUS40zeBxrkZgweRycFLAogfL X-Authority-Analysis: v=2.4 cv=H6/bw/Yi c=1 sm=1 tr=0 ts=68cbd3b5 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=6UWhdCim3U11iwMnUWwA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: UpztV1MAUS40zeBxrkZgweRycFLAogfL X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTE4MDA3NCBTYWx0ZWRfX5UD0+dg1imQu Gc6HXXFbaR3ISgvtF7cQcCs4q7Z6o0w+NRXCMVL3WbmR3Pwxn4yMLDWJu1DpUmaSKEuRg5XgoL3 VX4VOdBUboLy+zdLkYEcEWzxNiL18icJHlnkTHjPqqpW/IjXQRMvYiRqVpGEraFtey34CPTkjqu 96sybM6JhBp+xYp/2Htt8rvNFb5DBuMLFcLbmfkx+h4pNgQsGVv1RiZXc5N9v9kPMlweodE2vLC wSue42xIhT4W0DdQ0NxbIoHAEraZgsdEFe77OO5c5pvmxR8zI/hMB10Sfii3F1L09qKJeAMTlZU vUS8ag/KeCGA6hacEtbTz4npsTiQk2dRV06V0HJ8rP0LgUwOByh3OWdn3TK2I1J2P8a5BZrWeZQ WCBlWqML X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-17_01,2025-09-18_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1011 phishscore=0 adultscore=0 impostorscore=0 suspectscore=0 malwarescore=0 priorityscore=1501 bulkscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509180074 Content-Type: text/plain; charset="utf-8" Add device tree nodes for QPIC SPI NAND flash controller support on IPQ5424 SoC. The IPQ5424 SoC includes a QPIC controller that supports SPI NAND flash devices with hardware ECC capabilities and DMA support through BAM (Bus Access Manager). Signed-off-by: Md Sadre Alam --- arch/arm64/boot/dts/qcom/ipq5424.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424.dtsi b/arch/arm64/boot/dts/qc= om/ipq5424.dtsi index ef2b52f3597d..81f133568bb6 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5424.dtsi @@ -567,6 +567,33 @@ sdhc: mmc@7804000 { status =3D "disabled"; }; =20 + qpic_bam: dma-controller@7984000 { + compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; + reg =3D <0x0 0x07984000 0x0 0x1c000>; + interrupts =3D ; + clocks =3D <&gcc GCC_QPIC_AHB_CLK>; + clock-names =3D "bam_clk"; + #dma-cells =3D <1>; + qcom,ee =3D <0>; + status =3D "disabled"; + }; + + qpic_nand: spi@79b0000 { + compatible =3D "qcom,ipq5424-snand", "qcom,ipq9574-snand"; + reg =3D <0x0 0x079b0000 0x0 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&gcc GCC_QPIC_CLK>, + <&gcc GCC_QPIC_AHB_CLK>, + <&gcc GCC_QPIC_IO_MACRO_CLK>; + clock-names =3D "core", "aon", "iom"; + dmas =3D <&qpic_bam 0>, + <&qpic_bam 1>, + <&qpic_bam 2>; + dma-names =3D "tx", "rx", "cmd"; + status =3D "disabled"; + }; + intc: interrupt-controller@f200000 { compatible =3D "arm,gic-v3"; reg =3D <0 0xf200000 0 0x10000>, /* GICD */ --=20 2.34.1 From nobody Thu Oct 2 09:20:56 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EA8AB2C026D; Thu, 18 Sep 2025 09:41:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188477; cv=none; b=ichvMoujOS03XevL8O2qrye28fIaqXzljnCmre8dh+BI2dinRAnba/LaGJl6Kx0YQTbu0RBagylcqsyV5s1C1gbzdRK2OwsrGAHsmbIzmK1tghsiwJrH+FKHA7QImU4Oq2pPdYPD9F2WlqNkOQ1STsbGtR5mcPq4NB0O8qYN3dE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188477; c=relaxed/simple; bh=+8tFR81mbSvaag43UHGQEx7A1HAaQFJbb5Yluw0PBTE=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Y5yPAOVrNYiExXt89Dvc9y3V4LchjgMwSsYUXlrOhKVlDaGUFTpmfns9c2j4KyIQCyYRhnHi6D6bx6S0xzdSdqkWYSP43f8btAMo3dNJeJjYOT/htp8r70/qOWIx4CdXijJpXpMrokmQcMVFKwlpBd6+wPoDghwNCW2tjusuouM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=fYNixNI0; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="fYNixNI0" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58I2pMrc019548; Thu, 18 Sep 2025 09:41:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= aglD8QUnx5HyLvrgHnwtuqWoc+P3zYgU3azv7R5Z3lc=; b=fYNixNI0Njii9T7Y njcovg1XfQ3Q/d5FKWbDUade8885Ai5Z7fh6VRqJG01NIdZPjvy+tf6+3iZD6Q85 Lod2WMqxwgrOwjeUiM+ePj1mEVZBVKgQbClinx4n5PdvkpcxFsF7X3jeMn1t19f3 5yzCOpKzVyI5/jy5JG8PpQAmotkVe7s1c+F1C9uk0FaIwlZJNMVdC9H7ukqvyXyL 55BTon+3+aL/qclS9NjoaEceeEqsbD9vRg5GZQs91SqEaiM2itjajlrHNnLlf/V+ Ir3Nhfsz2mEGbjYLSatTk9IuVheUMiP0uX1NKGpMyT90hl6uKwCcwUVqvLnVBtY4 xIMGvw== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 497fy1wvcm-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:10 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58I9f8gk029124 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:09 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Thu, 18 Sep 2025 02:40:55 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH 5/9] arm64: dts: qcom: ipq5332: Add QPIC SPI NAND controller support Date: Thu, 18 Sep 2025 15:10:13 +0530 Message-ID: <20250918094017.3844338-6-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250918094017.3844338-1-quic_mdalam@quicinc.com> References: <20250918094017.3844338-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 9CXIAzfly-nrFusjw3Htaeakxd23YBjo X-Proofpoint-ORIG-GUID: 9CXIAzfly-nrFusjw3Htaeakxd23YBjo X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTE2MDIwMiBTYWx0ZWRfX+7O7Da8gXdSt LTZ+JtGkjW6fKb5Xqd1tVELxJ7ddz3x+lA/FcfeUtMrAsbmfC8TbvqFaEgwntkHiTaxd2spqlJD jLYSt2AncLXqjtQWvES970I+LOl3Rj/mfo4rfrpw1oK8tPe0y/1cP9of5+KNs70NTpaJ9L9gXDF T3FXQ4qldC3YWHsL0Z0/ANZcyPOAaS1bAU6TUmGYEAYSl5CUqh9h7UAJ1HB1/hy4PaHaghNU0Qj H1lA119HILcEmKBUW8pEMxWam24yqUmIG+YVLVAOYsaMawu9EdmDJubgGtjqjQGP1A0ErBzRVPH 50NPg76htwHfnrD8lC8ZDrV55rlb0lC/hixDRvpheyEOfnO5Wyda+WE1WZel4GIT7wIHees8CKx Lp7q4rTx X-Authority-Analysis: v=2.4 cv=cf7SrmDM c=1 sm=1 tr=0 ts=68cbd3b6 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=Xm9ZT0FCSYBaAg3CLZYA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-17_01,2025-09-18_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 clxscore=1011 adultscore=0 bulkscore=0 priorityscore=1501 spamscore=0 phishscore=0 impostorscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509160202 Content-Type: text/plain; charset="utf-8" Add device tree nodes for QPIC SPI NAND flash controller support on IPQ5332 SoC. The IPQ5332 SoC includes a QPIC controller that supports SPI NAND flash devices with hardware ECC capabilities and DMA support through BAM (Bus Access Manager). Signed-off-by: Md Sadre Alam --- arch/arm64/boot/dts/qcom/ipq5332.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qc= om/ipq5332.dtsi index 45fc512a3bab..af3fd55a85cf 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi @@ -423,6 +423,33 @@ blsp1_spi2: spi@78b7000 { status =3D "disabled"; }; =20 + qpic_bam: dma-controller@7984000 { + compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; + reg =3D <0x07984000 0x1c000>; + interrupts =3D ; + clocks =3D <&gcc GCC_QPIC_AHB_CLK>; + clock-names =3D "bam_clk"; + #dma-cells =3D <1>; + qcom,ee =3D <0>; + status =3D "disabled"; + }; + + qpic_nand: spi@79b0000 { + compatible =3D "qcom,ipq5332-snand", "qcom,ipq9574-snand"; + reg =3D <0x079b0000 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&gcc GCC_QPIC_CLK>, + <&gcc GCC_QPIC_AHB_CLK>, + <&gcc GCC_QPIC_IO_MACRO_CLK>; + clock-names =3D "core", "aon", "iom"; + dmas =3D <&qpic_bam 0>, + <&qpic_bam 1>, + <&qpic_bam 2>; + dma-names =3D "tx", "rx", "cmd"; + status =3D "disabled"; + }; + usb: usb@8af8800 { compatible =3D "qcom,ipq5332-dwc3", "qcom,dwc3"; reg =3D <0x08af8800 0x400>; --=20 2.34.1 From nobody Thu Oct 2 09:20:56 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D2D4527702E; Thu, 18 Sep 2025 09:41:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188476; cv=none; b=UhYzDuHS/rrE40WXM0MedGwPG8vGApPkjfqd2yoG/Y2AJVR8TWDXvaxxycSsuc2PuT/VpwxkIBJN5Lzboo1vWTChrM8DfBiFKGFbz2qQv4HSCLXpDgR3a3NW2JjdMKUHpR918tgDziFvOLtKyBS9d5bvpf+9np200HJWQ0DCgEw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188476; c=relaxed/simple; bh=GdIawdYm26NiWvNqC/6Mzf0Zllp4flNHtojVY8vxhGY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Dzba1BVw2jgycnrg7CEIt0xA3EA8sEM5Abzi1sUmiemO9mwm3cot+nWwqNNB3MQJ2K9LC1BXTnKVkrWamgVagsIzG6JnSc+vzN3TIn7jQ2uJ85bG8ixMYVPuyQkNOWFGY1kw8PNZ6CCNUoX2FUnDriUcSsq/SwSSYf5BMnUw/ws= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Yn08jwkk; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Yn08jwkk" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58I3JTBI026824; Thu, 18 Sep 2025 09:41:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Gnxxj/Wqeu3R498OoaefKrX9zq+9d1MmqtbSJpdZUnY=; b=Yn08jwkkaWzspKqF h4xYWLQDTXTuI66QUocyEoP6nSs2xk5rtK8aFChK/2vRqlmKkHrTsvW6lctPr5Hu EM6HXV5QmCjQv6GtSIfTO9lOsi/+4UwyQQy1lteqDfH2wKFL3iwtJfq8fzMtpeZV rlu0/nM4uqTY7pdD8ERf7tLdKdBkz/hilX7vobETjHwHN0HvhfUJTprawpRO5wzS WtkmqoIF939T6N+00QJeuJjrJXPKNpbzvmwwxbEQjOW5JZE+MNiGno5Csy3Bk2hj YbvzwjHF5RC3L313yy3MFYK+/Jpo4EL2ORGIC/I+3sG454HsigieQ51HM30mqjl6 KavP9A== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 497fxt5tv8-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:09 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58I9f8gl029124 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:09 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Thu, 18 Sep 2025 02:40:59 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH 6/9] arm64: dts: qcom: ipq5424: Enable QPIC SPI NAND support Date: Thu, 18 Sep 2025 15:10:14 +0530 Message-ID: <20250918094017.3844338-7-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250918094017.3844338-1-quic_mdalam@quicinc.com> References: <20250918094017.3844338-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 3tsq-qkibFaazz5v4fln1qj8o65S4Hq1 X-Authority-Analysis: v=2.4 cv=bIMWIO+Z c=1 sm=1 tr=0 ts=68cbd3b5 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=ywn8sjW2YVwPcYj5yiIA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTE2MDIwMiBTYWx0ZWRfX5TLQiih/fI1P ghid7Uxqu83UDwkEjcpBSr/iDG/juilkShgq35Maa5BI5fp1SnL1urcxK+keSQcXtARgLevisfw s7gGnWpnnLwtRYECoNVzKdIu3+DUlOem5/fYraNZ0OEcbOMIJEao8Z0K9FyMRrA/eajYXFwaS6o PQwCs94oqNS1KBnPXVYD30/IdcoOSjdyCRv1hf0Zs7hPyMvKL4Lb89eBRr9c4Ch6X7vhUEuvRiJ N5b7U8HTdvRfZPWg3RaV4TINyiHoVMiyG0dPGl/kqQJEM9cipDB9VoK+ROYY7TAvxWHGyMNSjiY g+tqB1FzC+AFRMC/Bqn57NSEYe3YYjZLdWvLpfVLsGb0WZsFpRxOEZ6l+FijG7gq/rmy0RhEDmz SNTktfHu X-Proofpoint-ORIG-GUID: 3tsq-qkibFaazz5v4fln1qj8o65S4Hq1 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-17_01,2025-09-18_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1011 impostorscore=0 malwarescore=0 adultscore=0 priorityscore=1501 suspectscore=0 spamscore=0 bulkscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509160202 Content-Type: text/plain; charset="utf-8" Enable QPIC SPI NAND flash controller support on the IPQ5424 RDP466 reference design platform. The RDP466 board features a SPI NAND flash device connected to the QPIC controller for primary storage. This patch enables the QPIC BAM DMA controller and SPI NAND interface of QPIC, and configures the necessary pin control settings for proper operation. Signed-off-by: Md Sadre Alam Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts | 43 +++++++++++++++++++++ 1 file changed, 43 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts b/arch/arm64/boot/= dts/qcom/ipq5424-rdp466.dts index 738618551203..accb15b0d742 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts +++ b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts @@ -224,6 +224,29 @@ data-pins { }; }; =20 + qpic_snand_default_state: qpic-snand-default-state { + clock-pins { + pins =3D "gpio5"; + function =3D "qspi_clk"; + drive-strength =3D <8>; + bias-pull-down; + }; + + cs-pins { + pins =3D "gpio4"; + function =3D "qspi_cs"; + drive-strength =3D <8>; + bias-pull-up; + }; + + data-pins { + pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; + function =3D "qspi_data"; + drive-strength =3D <8>; + bias-pull-down; + }; + }; + uart0_pins: uart0-default-state { pins =3D "gpio10", "gpio11", "gpio12", "gpio13"; function =3D "uart0"; @@ -246,6 +269,26 @@ pcie3_default_state: pcie3-default-state { }; }; =20 +&qpic_bam { + status =3D "okay"; +}; + +&qpic_nand { + pinctrl-0 =3D <&qpic_snand_default_state>; + pinctrl-names =3D "default"; + status =3D "okay"; + + flash@0 { + compatible =3D "spi-nand"; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-ecc-engine =3D <&qpic_nand>; + nand-ecc-strength =3D <4>; + nand-ecc-step-size =3D <512>; + }; +}; + &uart0 { pinctrl-0 =3D <&uart0_pins>; pinctrl-names =3D "default"; --=20 2.34.1 From nobody Thu Oct 2 09:20:56 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8F1DC28643F; Thu, 18 Sep 2025 09:41:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188477; cv=none; b=fD/szEkyuVrKq/9/qB4X8I5NliIEugNt5M4/mYUy1D7a6ESRhUBFNLpjhSsqcy/iPajwR3/qYhlINkyrTcApxZQjMtByVJokaHOzSF9c3VT0F4vqZfBanGAEYBpIuNUB9nT3ROCWtxnmN+IwVK67V4WMnm6n4Gwa6glk++dKkKU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188477; c=relaxed/simple; bh=bZOFeI+tgiydr02k5oInUVlewhDtZNbtikXr8HJD8f0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=s4ZNfi9BCEST3ORMH7H+13fSt5Y9d8V/6geTQ/Qn2IDSIdT5+n+y18Uwiych8mLrg9HfxD6+UuEL6T5o4N1PuPyge48WTG/cFPfOovxYIncbSCjey7tPiD06KDGv0/S+s4tKfLu41dOKafsl3aoKO0xPTIoK/OMTk9y7wRrA168= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=lGlC1pPk; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="lGlC1pPk" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58I8B5tT007399; Thu, 18 Sep 2025 09:41:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= rqJuREo4RtkoUe/m1/LcLzLkp9wLhAs6xBueZgBOw5k=; b=lGlC1pPketWlWsmw /SUFmY5MiaoAxZ2nOOlGXn+Ve7X21/mwAEfwFyIRHu7ly0tbQtcBVAM3VsKkIouX v0NrrSywZQA8jdUY10N1AxrdObUrc5pV8SbP5RGQ5Q776gtSjNS0suP9clsTV2/X 2fBCcpm9YG74EW7qbBkBrbQgDJOm2++31AZA+XFEWBZ/YSZv2QlqV0oNQOTVsNPi 7/hg6A1/5vkZAJzByB5si72nJ79Qaw7UeBkyXelqsMed+2cKtGRL8XyY7xOnzygD ELacFmHFBuW9CNKSag1RAdA4RXVQcYUaMYGjJYqmT70oBzqvz16khoJt3pXnJp5g xqeEWw== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 498eber9jx-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:09 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58I9f8gm029124 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:09 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Thu, 18 Sep 2025 02:41:03 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH 7/9] arm64: dts: qcom: ipq5332: Enable QPIC SPI NAND support Date: Thu, 18 Sep 2025 15:10:15 +0530 Message-ID: <20250918094017.3844338-8-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250918094017.3844338-1-quic_mdalam@quicinc.com> References: <20250918094017.3844338-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: fPR-B7IuSnmdX3ZpOsiNj305ScrJs_da X-Authority-Analysis: v=2.4 cv=H6/bw/Yi c=1 sm=1 tr=0 ts=68cbd3b5 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=CMiZffgOyvHcZSL99bQA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: fPR-B7IuSnmdX3ZpOsiNj305ScrJs_da X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTE4MDA3NCBTYWx0ZWRfX6lQZYJBgdzm4 Im7ooUkzhzCTps7CkOD2tne6clBHu4BtuvaXJYNotGMy309njK7vRneXYSlkOuZOKITGo+MTr68 ZYz8iDF70x2EKCRRdjfS5Kryf+U+4AGFXB+7rM7sEM3hjqv6RnATkyWAspxVnbkDsl5OS6pPZG5 eppZp7z4nhKXEQIbi6gfv7QZbltEr5ZhaEf9MzEz/wzK/jDav0VPjGWKHND2TQil7fwicQDNb0L ZPJ5DJY+BYJF2fMaMuSG+ZZ/ORiCYQ59SS3oGGbXXT6jNLemGtDPq11RbKQRWNMMf+X6gGEZX7d Q56X7ZNhPPVTMNHd7ANPLkOTVF+zO3GUiMBVm0BFa0gKss4TKJgBK+/pb7vW3fNHsyeQs2ZKuuh CwE8qebq X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-17_01,2025-09-18_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 adultscore=0 impostorscore=0 suspectscore=0 malwarescore=0 priorityscore=1501 bulkscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509180074 Content-Type: text/plain; charset="utf-8" Enable QPIC SPI NAND flash controller support on the IPQ5332 reference design platform. Signed-off-by: Md Sadre Alam Reviewed-by: Konrad Dybcio --- .../boot/dts/qcom/ipq5332-rdp-common.dtsi | 44 +++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi b/arch/arm64/= boot/dts/qcom/ipq5332-rdp-common.dtsi index b37ae7749083..8967861be5fd 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi @@ -78,4 +78,48 @@ gpio_leds_default: gpio-leds-default-state { drive-strength =3D <8>; bias-pull-down; }; + + qpic_snand_default_state: qpic-snand-default-state { + clock-pins { + pins =3D "gpio13"; + function =3D "qspi_clk"; + drive-strength =3D <8>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio12"; + function =3D "qspi_cs"; + drive-strength =3D <8>; + bias-disable; + }; + + data-pins { + pins =3D "gpio8", "gpio9", "gpio10", "gpio11"; + function =3D "qspi_data"; + drive-strength =3D <8>; + bias-disable; + }; + }; +}; + +&qpic_bam { + status =3D "okay"; +}; + +&qpic_nand { + pinctrl-0 =3D <&qpic_snand_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + flash@0 { + compatible =3D "spi-nand"; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-ecc-engine =3D <&qpic_nand>; + nand-ecc-strength =3D <4>; + nand-ecc-step-size =3D <512>; + }; }; --=20 2.34.1 From nobody Thu Oct 2 09:20:56 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8B5592848B0; Thu, 18 Sep 2025 09:41:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188477; cv=none; b=YFzNdTTgEOpwqHVO9ryvnPKk7ObMyNDLexd6FQ46EwrJKPe7s8HhBFyEPudnQjlW1Ee2o7k6c0khGTPjH1VxgN1ihqRc/NMMke6C9JvKjHizDWCUNX7cNkttcyUqoimLj7TIWvPknVNLKnKY9J4RAI8738oY8/8At1zDVyQ8JbU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188477; c=relaxed/simple; bh=x+wf670frM2M3XbZD2f1X2qfsPmDFZ+bdIfioqEXkVs=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=owncPLU5tDj/yOF1YvJJ1s6eaOTVR2RIAaDGbA/tA2pzN/mR/502Zr39zi1ekhZZGRDNJhZSEE4I4rVEJOTNT1GJ9ej77Gg1pCuumHzOCwRFz4M0flDriDAVeSMpnm2fT/n1zjs/K76QQ7QQRW+7/Gs8UzAeSX4ysTBZUSMjdOU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=WHJsvr36; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="WHJsvr36" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58I8B5tV007399; Thu, 18 Sep 2025 09:41:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= N25teEMszfSC2luTNv5v8f4B5IzPjfEfF9bdQ4SfG9I=; b=WHJsvr368JWiQNz1 MQkmwPOKKGY45bzeLGPPQ9JKQjG0ATdU64SVvumtlg+rieNPPBsScnfX/4Xh/udJ Ihi/bTGs+K0IpwksgAN0ITknBInXZKEO9M3rhCEa23Ksd04bECv5tBENR/tJp8tM 9S+S9HbX6GfQ+R7hdyQpABK6IEnhHaEQbXrDPvF0xNmqwof+aEwfsuCGHQAp47jy xKRrkbuPfZSOhx7FRwk8EPruEpTcoDhvkGd6EEZ1WaimssnhiPqTPi0QnQMW6XMg fjWZhroAGPKRoAQQ3FApCOp57sGoPPZp5SKZxwjzzuyr/WhnZVptCfQPL4Q3GJ6m 6CLmxw== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 498eber9k9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:12 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58I9fBoK011282 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:11 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Thu, 18 Sep 2025 02:41:07 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH 8/9] arm64: dts: qcom: ipq5424: Remove eMMC support Date: Thu, 18 Sep 2025 15:10:16 +0530 Message-ID: <20250918094017.3844338-9-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250918094017.3844338-1-quic_mdalam@quicinc.com> References: <20250918094017.3844338-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: T4hRukYhxMN6YQYjBdH8s9z_X-db_VGK X-Authority-Analysis: v=2.4 cv=H6/bw/Yi c=1 sm=1 tr=0 ts=68cbd3b8 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=QIVe3DVYhI_-bwApSWIA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: T4hRukYhxMN6YQYjBdH8s9z_X-db_VGK X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTE4MDA3NCBTYWx0ZWRfX3zGR6uM8uOkM qdLPiduJ0Ln5cBgkdrvA06a/XbhluuP+91/vq6JWcr9NZ7oz7gkONk8Nn+PM213lpU5JcnOZ+/u fBFq/S12MaFcLAqHBdfWeM3uDlvkqQyHOgHPcuacT0yRVFmzb1RQSRZFqDnXS9mjHIWzbKKzRpE tPkVidxD7hTnaqO7j+8y7lFrrVIMqc0uoxlEsKIHlF7dm7DF+0y44hAWJxsbXVxsgcCHw3ivWrw 44HfDp76khiWLtPuZoItIYug8Sv5oZ54ZHnzjPSnbamSkTtuiNfI1TFBSLUVLmplSS2OuAUODZM Iojt0Ncu1HDXTmqT1fZoitDfrL3bUTaGa0qL7Bo7/Nxz2X2lmyRl97v0Wojaxe8/StbR461fWQW Uu5oSvzD X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-17_01,2025-09-18_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 adultscore=0 impostorscore=0 suspectscore=0 malwarescore=0 priorityscore=1501 bulkscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509180074 Content-Type: text/plain; charset="utf-8" Remove eMMC support from the IPQ5424 RDP466 board configuration to resolve GPIO pin conflicts with SPI NAND interface. The IPQ5424 RDP466 board is designed with NOR + NAND as the default boot mode configuration. The eMMC controller and SPI NAND controller share the same GPIO pins, creating a hardware conflict: Signed-off-by: Md Sadre Alam --- arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts | 30 --------------------- 1 file changed, 30 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts b/arch/arm64/boot/= dts/qcom/ipq5424-rdp466.dts index accb15b0d742..347659d4f551 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts +++ b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts @@ -124,13 +124,6 @@ &qusb_phy_1 { status =3D "okay"; }; =20 -&sdhc { - pinctrl-0 =3D <&sdc_default_state>; - pinctrl-names =3D "default"; - - status =3D "okay"; -}; - &sleep_clk { clock-frequency =3D <32000>; }; @@ -201,29 +194,6 @@ mosi-pins { }; }; =20 - sdc_default_state: sdc-default-state { - clk-pins { - pins =3D "gpio5"; - function =3D "sdc_clk"; - drive-strength =3D <8>; - bias-disable; - }; - - cmd-pins { - pins =3D "gpio4"; - function =3D "sdc_cmd"; - drive-strength =3D <8>; - bias-pull-up; - }; - - data-pins { - pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; - function =3D "sdc_data"; - drive-strength =3D <8>; - bias-pull-up; - }; - }; - qpic_snand_default_state: qpic-snand-default-state { clock-pins { pins =3D "gpio5"; --=20 2.34.1 From nobody Thu Oct 2 09:20:56 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A6B9F2FFDD2; Thu, 18 Sep 2025 09:41:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188482; cv=none; b=KDWx6LUnla1LyAv9eueIlOaW5MfjvD/Qn8xmGtkLAKVOw0XgO6uhZ02HOPW7JriRVJG6y+idTg6neMI2cTtgEk7Rlb/PVpvGF4OFzevAqGgzHegpM2I0TgwOf8Gp6Sk8QF8OkOhrQx3J3unswlRUmLF92YVORBr/TTpKkFDWSU4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758188482; c=relaxed/simple; bh=iNIW6Ig/R0jBcU1ipy88h4CePqrzK12A5gXblRD5MsU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=aDNRVpCyPbVpICTrW3n6ECNJT0Y9/2GNlFCq582Oel3tmzx3V09miA6o74Qbg5CIZPoj6NLHb317ln54Tdyv9beQFUVppA3Ut9us8k98WoDcmpisJyxQc8WP/eKe3KNuBxaqX53BO/ASFvO45qQQvNpWhx8jEfWfbBRXBiH/Wgg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=CbcYBYse; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="CbcYBYse" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58I7dONu013186; Thu, 18 Sep 2025 09:41:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 8Nx5jpucxpBfAEXxkmUbfMYh5HKvwd8GpF4BKYFxjm8=; b=CbcYBYseQEevUyIK 8CUCynzH+8AnWL+vBVDHpPMH6Nb8x6fNskeUKHCLSRTjaT4iBjC+QN4+7GdwtJ+s unXXTuzB1be1f/5ZOPWwuQMtNsCRY8uXWX1safOYaA93ZYzMQiZtWza731wLX3Zt hE0WmjzVqrqLL8MHL4fE6SD7brNO1CExRGJYrLVCxjgXYjRGGGrDZKbZnio0rIz2 rOMV/tYFgXUYP+MoDYe0qbWtdaa/vdlnxW2DsVa/VvSxwympuBzP+VW+Ejx994qi rUYKefGDBKhGnmDPhDHkafqsSC9bp/r2QHg8ETYdKGeMxXJz+uh70ycy/ow221d5 1qyyeQ== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4985wx1qg4-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:17 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58I9fGe4019322 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 18 Sep 2025 09:41:16 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Thu, 18 Sep 2025 02:41:11 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH 9/9] arm64: dts: qcom: ipq5332: Remove eMMC support Date: Thu, 18 Sep 2025 15:10:17 +0530 Message-ID: <20250918094017.3844338-10-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250918094017.3844338-1-quic_mdalam@quicinc.com> References: <20250918094017.3844338-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: rrwIlaCFuQx2ZHWGma99z0MsIaF4vjlT X-Proofpoint-GUID: rrwIlaCFuQx2ZHWGma99z0MsIaF4vjlT X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTE3MDIxOSBTYWx0ZWRfX4Sy93abIFcEx tskCgs9Fr8NK3NwdwmhrIoGEnRFeEvf9JAa4M+4SCGFojX33a2GyC2JfuTIl7x/Bah7GVctSbBZ aMyOF0XFbzPZrv4ivznPjD52E9nbDsASUSH9alJofna1isSl+HJZazBHXPUiwjdGOMpT6JsIiqt Vym0UUKbppDrv0NH+wDf2uNYIcfzG+4hpsflOFLQQr0ButjJ2FbXtEVu+1sFHNDCi4DJY4p2FG1 6/q6gdaV5zo1L2RwZq1Fjq3huQvj/5nti/T5l6dkUMFUoLmnx1+hFu4nMKyJV50HICB+lQJgTTs 4mlL+ZD2m7d05N0UExfyAUThO+uz3FyxE++6L0NG9ZVWhkZVIr1VvFt11BlznaEUvYbG5ycyGmh 1K6DteU7 X-Authority-Analysis: v=2.4 cv=Fq8F/3rq c=1 sm=1 tr=0 ts=68cbd3bd cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=fuWxvNZPvO_ztXA3lyEA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-17_01,2025-09-18_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 malwarescore=0 impostorscore=0 phishscore=0 priorityscore=1501 bulkscore=0 spamscore=0 suspectscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509170219 Content-Type: text/plain; charset="utf-8" Remove eMMC support from the IPQ5332 RDP442 board configuration to align with the board's default NOR+NAND boot mode design. The IPQ5332 RDP442 board is designed with NOR+NAND as the default boot mode configuration. The eMMC and SPI NAND interface share same GPIO Signed-off-by: Md Sadre Alam --- arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts | 34 --------------------- 1 file changed, 34 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts b/arch/arm64/boot/= dts/qcom/ipq5332-rdp442.dts index ed8a54eb95c0..6e2abde9ed89 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts +++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts @@ -35,17 +35,6 @@ flash@0 { }; }; =20 -&sdhc { - bus-width =3D <4>; - max-frequency =3D <192000000>; - mmc-ddr-1_8v; - mmc-hs200-1_8v; - non-removable; - pinctrl-0 =3D <&sdc_default_state>; - pinctrl-names =3D "default"; - status =3D "okay"; -}; - &tlmm { i2c_1_pins: i2c-1-state { pins =3D "gpio29", "gpio30"; @@ -54,29 +43,6 @@ i2c_1_pins: i2c-1-state { bias-pull-up; }; =20 - sdc_default_state: sdc-default-state { - clk-pins { - pins =3D "gpio13"; - function =3D "sdc_clk"; - drive-strength =3D <8>; - bias-disable; - }; - - cmd-pins { - pins =3D "gpio12"; - function =3D "sdc_cmd"; - drive-strength =3D <8>; - bias-pull-up; - }; - - data-pins { - pins =3D "gpio8", "gpio9", "gpio10", "gpio11"; - function =3D "sdc_data"; - drive-strength =3D <8>; - bias-pull-up; - }; - }; - spi_0_data_clk_pins: spi-0-data-clk-state { pins =3D "gpio14", "gpio15", "gpio16"; function =3D "blsp0_spi"; --=20 2.34.1