From nobody Thu Oct 2 14:27:43 2025 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 728A432ED43 for ; Tue, 16 Sep 2025 15:03:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758034984; cv=none; b=Yegodtfs4Cx07a1ZlXVS+4mv26tWkbW34iImKAXx0E3FtgaT0KPa6wm2H0A2RvNVVG89JClzK3dTHcBhzUY4yrBYLb0nQB98Gkv5CraZz4fQOoTWEb6Z6Ls4KAXbpfBdmShn8F2pMEcrmqZ48PoUoGMWwRhk+29lQv7M+W0T85A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758034984; c=relaxed/simple; bh=rb7wFpU22lSf4dlgfsQElgZLjveBDGvdv/zsWmQCBds=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Hn7A9eXRVZMSv+02cnj0QTzccBEdWrA8pzfjIN/yTRfdYV1JmgX9FzWQLI8WajI+XRxnc5qwd203XZu9uksukEOnKMUhTR6MR9BNs5emKkI2xdZEWwfOoA2rbAuciFNBDYDKKMWZUwxBlVuIsi6YqDhGunZp8WBVn8W5FxiHVTg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SGt/7gjb; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SGt/7gjb" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-3c46686d1e6so3875205f8f.3 for ; Tue, 16 Sep 2025 08:03:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1758034981; x=1758639781; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=eDxLhV+2gMDy7emGeBAYXvZ4aX0UX/LLqME3nAHd1vQ=; b=SGt/7gjbK3LxQhk57KJN/eNNIjY47J8uDnSXaYLR4Clw7ktLgcexayuqOFPHK3gkBp Z2r225l7yvsYv79XE+1dA5KaLKrn8PYFaQ9mDYsEEQMpPEi9k9IzBnkYKonz5N7l1OFC BxeCjWpO9UyIvfXtM0V5ASZxBHhPR/JasprqLo6D+rLhDJhQ2nY2ClyaImC8HsHtM05S h+t60kjW2xRTxRdYCoTfU8psUV+GVDIOvHB7MNHCt689FdQAgdcfi8SPAOpk4GnvchQ9 8YrRxfLceVq5t49h0GbxuB9rZOprRvhgNo/e4/um1j6Qdrd829D4n8bBRiGgIbcUOfdk umBA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758034981; x=1758639781; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=eDxLhV+2gMDy7emGeBAYXvZ4aX0UX/LLqME3nAHd1vQ=; b=V81q2IGzD3qW1LDMZvxXohTBDpZ+xcKSjGhlHly6DZx2oTUT7p13Em00Bn/O2yzNe6 0DiYGo4dru1ij2OQYjO66HB7LwFewkCWhK5iyWysVbV8z20yxP4GhsUMVXAuDm4CREOj ObrD2mnY5px+le4a4xc1TcJog4745FUNXnnEL5dq7Z2aUeB7j22f/fe/Sm6ulSs/R86a DrljZrucPcNqYerbQM7C5gBVhmokFryXdBvfq3ylCTOCG7tGRdgj76mkfBcuSKfwNEvc GCIQPQd790Mj+FCm6ch+zOmZpoc9mEjyBuAOUPXfjQ5q98iFEPbJP1tY3An+xHEUaARV hulQ== X-Forwarded-Encrypted: i=1; AJvYcCXkUaJFA0tVNDMH/T/0jt+7YM684xKfevMXOzRNbjd/wSRg6VFGsctoaAnjB+2sLPKpJdW8yLOw9yFQECA=@vger.kernel.org X-Gm-Message-State: AOJu0Yx55UBRysomRLt6WOn8MUlm+6Nsc7qRPStkrnPjlEfL8yib2hpV VVvLyG1GHI01w5D/zQymFwcyBEUbk2RKmikyiYjOP6dRJQjs3VPRi5GJ X-Gm-Gg: ASbGncua/GKF71ahGEKRrb3FVCnlMgZQxyut80ldkaL5TcAWtVyNllu7OnxnvGqJVAu oEbYElKIbEr5fAeOgTjylmBWnrjIjfOkNzDn0zw1+TLjDfNGLWumMtXf9aKE/vzZNvj4uQSA3Bx 1rBd0wi+htaT3hEBqO2peF0tgg9d33+Siae4R7t3oP8hZKxBE7UtoLY9/F2vy74DHuZ01Fh4VvW w3fmtY6FZkqDqKYJZozzU+fpnSTyYqmXY0HLghIeA5msmYW8qemV8/JOCzrhhTFnLXUFrlm92Qm VrwO8l3hg8C8clGxdiHuUB+fDf4cXRhsCcoIoXoc33rIt6AsOuVxs5Qh0CdFDnHrxUUldajIgxP 2DfPQwwIl5Duz4mV56gvUOtBQrafjisqlr0cMC1c7kXPaOuC7p4lp0bp8zlubHSSwgOxJZNmrGT c7EA== X-Google-Smtp-Source: AGHT+IGVJustd9TLx0P93IKwc7CcxBS30fpG6u0fjmoM0cBDpT8mVHJA6bMsKLSxrQSx7/wYBUhekQ== X-Received: by 2002:a05:6000:184a:b0:3eb:a237:a03c with SMTP id ffacd0b85a97d-3eba237a36bmr5533059f8f.51.1758034980098; Tue, 16 Sep 2025 08:03:00 -0700 (PDT) Received: from biju.lan (host86-139-30-37.range86-139.btcentralplus.com. [86.139.30.37]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3ecdc2deb20sm932154f8f.47.2025.09.16.08.02.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Sep 2025 08:02:59 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Vinod Koul , Kishon Vijay Abraham I , Philipp Zabel , Geert Uytterhoeven , Magnus Damm Cc: Biju Das , linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-renesas-soc@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v3 2/9] phy: renesas: Add Renesas RZ/G3E USB3.0 PHY driver Date: Tue, 16 Sep 2025 16:02:38 +0100 Message-ID: <20250916150255.4231-3-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250916150255.4231-1-biju.das.jz@bp.renesas.com> References: <20250916150255.4231-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add Renesas RZ/G3E USB3.0 PHY driver. This module is connected between USB3 Host and PHY module. The main functions of this module are: 1) Reset control 2) Control of PHY input pins 3) Monitoring of PHY output pins Signed-off-by: Biju Das --- v2->v3: * Replaced devm_reset_control_get_{shared}->{shared_deasserted} * Dropped remove() callback v1->v2: * Replaced magic numbers with macros. --- drivers/phy/renesas/Kconfig | 7 + drivers/phy/renesas/Makefile | 1 + drivers/phy/renesas/phy-rzg3e-usb3.c | 259 +++++++++++++++++++++++++++ 3 files changed, 267 insertions(+) create mode 100644 drivers/phy/renesas/phy-rzg3e-usb3.c diff --git a/drivers/phy/renesas/Kconfig b/drivers/phy/renesas/Kconfig index e342eef0640b..16211072098e 100644 --- a/drivers/phy/renesas/Kconfig +++ b/drivers/phy/renesas/Kconfig @@ -40,3 +40,10 @@ config PHY_RCAR_GEN3_USB3 select GENERIC_PHY help Support for USB 3.0 PHY found on Renesas R-Car generation 3 SoCs. + +config PHY_RZ_G3E_USB3 + tristate "Renesas RZ/G3E USB 3.0 PHY driver" + depends on ARCH_RENESAS || COMPILE_TEST + select GENERIC_PHY + help + Support for USB 3.0 PHY found on Renesas RZ/G3E SoCs. diff --git a/drivers/phy/renesas/Makefile b/drivers/phy/renesas/Makefile index 8896d1919faa..0e98083f2f0c 100644 --- a/drivers/phy/renesas/Makefile +++ b/drivers/phy/renesas/Makefile @@ -4,3 +4,4 @@ obj-$(CONFIG_PHY_RCAR_GEN2) +=3D phy-rcar-gen2.o obj-$(CONFIG_PHY_RCAR_GEN3_PCIE) +=3D phy-rcar-gen3-pcie.o obj-$(CONFIG_PHY_RCAR_GEN3_USB2) +=3D phy-rcar-gen3-usb2.o obj-$(CONFIG_PHY_RCAR_GEN3_USB3) +=3D phy-rcar-gen3-usb3.o +obj-$(CONFIG_PHY_RZ_G3E_USB3) +=3D phy-rzg3e-usb3.o diff --git a/drivers/phy/renesas/phy-rzg3e-usb3.c b/drivers/phy/renesas/phy= -rzg3e-usb3.c new file mode 100644 index 000000000000..6b3453ea0004 --- /dev/null +++ b/drivers/phy/renesas/phy-rzg3e-usb3.c @@ -0,0 +1,259 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Renesas RZ/G3E USB3.0 PHY driver + * + * Copyright (C) 2025 Renesas Electronics Corporation + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define USB3_TEST_RESET 0x0000 +#define USB3_TEST_UTMICTRL2 0x0b04 +#define USB3_TEST_PRMCTRL5_R 0x0c10 +#define USB3_TEST_PRMCTRL6_R 0x0c14 + +#define USB3_TEST_RSTCTRL 0x1000 +#define USB3_TEST_CLKCTRL 0x1004 +#define USB3_TEST_RAMCTRL 0x100c +#define USB3_TEST_CREGCTRL 0x1010 +#define USB3_TEST_LANECONFIG0 0x1030 + +#define USB3_TEST_RESET_PORTRESET0_CTRL BIT(9) +#define USB3_TEST_RESET_SIDDQ BIT(3) +#define USB3_TEST_RESET_PHY_RESET BIT(2) +#define USB3_TEST_RESET_PORTRESET0 BIT(1) +#define USB3_TEST_RESET_RELEASE_OVERRIDE (0) + +#define USB3_TEST_UTMICTRL2_CTRL_MASK GENMASK(9, 8) +#define USB3_TEST_UTMICTRL2_MODE_MASK GENMASK(1, 0) + +#define USB3_TEST_PRMCTRL5_R_TXPREEMPAMPTUNE0_MASK GENMASK(2, 1) + +#define USB3_TEST_PRMCTRL6_R_OTGTUNE0_MASK GENMASK(2, 0) + +#define USB3_TEST_RSTCTRL_HARDRESET_ODEN BIT(9) +#define USB3_TEST_RSTCTRL_PIPERESET_ODEN BIT(8) +#define USB3_TEST_RSTCTRL_HARDRESET BIT(1) +#define USB3_TEST_RSTCTRL_PIPERESET BIT(0) +#define USB3_TEST_RSTCTRL_ASSERT \ + (USB3_TEST_RSTCTRL_HARDRESET_ODEN | USB3_TEST_RSTCTRL_PIPERESET_ODEN | \ + USB3_TEST_RSTCTRL_HARDRESET | USB3_TEST_RSTCTRL_PIPERESET) +#define USB3_TEST_RSTCTRL_RELEASE_HARDRESET \ + (USB3_TEST_RSTCTRL_HARDRESET_ODEN | USB3_TEST_RSTCTRL_PIPERESET_ODEN | \ + USB3_TEST_RSTCTRL_PIPERESET) +#define USB3_TEST_RSTCTRL_DEASSERT \ + (USB3_TEST_RSTCTRL_HARDRESET_ODEN | USB3_TEST_RSTCTRL_PIPERESET_ODEN) +#define USB3_TEST_RSTCTRL_RELEASE_OVERRIDE (0) + +#define USB3_TEST_CLKCTRL_MPLLA_SSC_EN BIT(2) + +#define USB3_TEST_RAMCTRL_SRAM_INIT_DONE BIT(2) +#define USB3_TEST_RAMCTRL_SRAM_EXT_LD_DONE BIT(0) + +#define USB3_TEST_CREGCTRL_PARA_SEL BIT(8) + +#define USB3_TEST_LANECONFIG0_DEFAULT (0xd) + +struct rz_usb3 { + void __iomem *base; + struct reset_control *rstc; + bool skip_reinit; +}; + +static void rzg3e_phy_usb2test_phy_init(void __iomem *base) +{ + u32 val; + + val =3D readl(base + USB3_TEST_UTMICTRL2); + val |=3D USB3_TEST_UTMICTRL2_CTRL_MASK | USB3_TEST_UTMICTRL2_MODE_MASK; + writel(val, base + USB3_TEST_UTMICTRL2); + + val =3D readl(base + USB3_TEST_PRMCTRL5_R); + val &=3D ~USB3_TEST_PRMCTRL5_R_TXPREEMPAMPTUNE0_MASK; + val |=3D FIELD_PREP(USB3_TEST_PRMCTRL5_R_TXPREEMPAMPTUNE0_MASK, 2); + writel(val, base + USB3_TEST_PRMCTRL5_R); + + val =3D readl(base + USB3_TEST_PRMCTRL6_R); + val &=3D ~USB3_TEST_PRMCTRL6_R_OTGTUNE0_MASK; + val |=3D FIELD_PREP(USB3_TEST_PRMCTRL6_R_OTGTUNE0_MASK, 7); + writel(val, base + USB3_TEST_PRMCTRL6_R); + + val =3D readl(base + USB3_TEST_RESET); + val &=3D ~USB3_TEST_RESET_SIDDQ; + val |=3D USB3_TEST_RESET_PORTRESET0_CTRL | USB3_TEST_RESET_PHY_RESET | + USB3_TEST_RESET_PORTRESET0; + writel(val, base + USB3_TEST_RESET); + fsleep(10); + + val &=3D ~(USB3_TEST_RESET_PHY_RESET | USB3_TEST_RESET_PORTRESET0); + writel(val, base + USB3_TEST_RESET); + fsleep(10); + + val =3D readl(base + USB3_TEST_UTMICTRL2); + val &=3D ~USB3_TEST_UTMICTRL2_CTRL_MASK; + writel(val, base + USB3_TEST_UTMICTRL2); + + writel(USB3_TEST_RESET_RELEASE_OVERRIDE, base + USB3_TEST_RESET); +} + +static int rzg3e_phy_usb3test_phy_init(void __iomem *base) +{ + int ret; + u32 val; + + writel(USB3_TEST_CREGCTRL_PARA_SEL, base + USB3_TEST_CREGCTRL); + writel(USB3_TEST_RSTCTRL_ASSERT, base + USB3_TEST_RSTCTRL); + fsleep(20); + + writel(USB3_TEST_CLKCTRL_MPLLA_SSC_EN, base + USB3_TEST_CLKCTRL); + writel(USB3_TEST_LANECONFIG0_DEFAULT, base + USB3_TEST_LANECONFIG0); + writel(USB3_TEST_RSTCTRL_RELEASE_HARDRESET, base + USB3_TEST_RSTCTRL); + + ret =3D readl_poll_timeout_atomic(base + USB3_TEST_RAMCTRL, val, + val & USB3_TEST_RAMCTRL_SRAM_INIT_DONE, 1, 10000); + if (ret) + return ret; + + writel(USB3_TEST_RSTCTRL_DEASSERT, base + USB3_TEST_RSTCTRL); + writel(USB3_TEST_RAMCTRL_SRAM_EXT_LD_DONE, base + USB3_TEST_RAMCTRL); + writel(USB3_TEST_RSTCTRL_RELEASE_OVERRIDE, base + USB3_TEST_RSTCTRL); + + return 0; +} + +static int rzg3e_phy_usb3_init_helper(void __iomem *base) +{ + rzg3e_phy_usb2test_phy_init(base); + + return rzg3e_phy_usb3test_phy_init(base); +} + +static int rzg3e_phy_usb3_init(struct phy *p) +{ + struct rz_usb3 *r =3D phy_get_drvdata(p); + int ret =3D 0; + + if (!r->skip_reinit) + ret =3D rzg3e_phy_usb3_init_helper(r->base); + + return ret; +} + +static const struct phy_ops rzg3e_phy_usb3_ops =3D { + .init =3D rzg3e_phy_usb3_init, + .owner =3D THIS_MODULE, +}; + +static int rzg3e_phy_usb3_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct phy_provider *provider; + struct rz_usb3 *r; + struct phy *phy; + int ret; + + r =3D devm_kzalloc(dev, sizeof(*r), GFP_KERNEL); + if (!r) + return -ENOMEM; + + r->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(r->base)) + return PTR_ERR(r->base); + + r->rstc =3D devm_reset_control_get_shared_deasserted(dev, NULL); + if (IS_ERR(r->rstc)) + return dev_err_probe(dev, PTR_ERR(r->rstc), "failed to get deasserted re= set\n"); + + /* + * devm_phy_create() will call pm_runtime_enable(&phy->dev); + * And then, phy-core will manage runtime pm for this device. + */ + ret =3D devm_pm_runtime_enable(dev); + if (ret < 0) + return ret; + + phy =3D devm_phy_create(dev, NULL, &rzg3e_phy_usb3_ops); + if (IS_ERR(phy)) + return dev_err_probe(dev, PTR_ERR(phy), "failed to create USB3 PHY\n"); + + platform_set_drvdata(pdev, r); + phy_set_drvdata(phy, r); + + provider =3D devm_of_phy_provider_register(dev, of_phy_simple_xlate); + if (IS_ERR(provider)) + return dev_err_probe(dev, PTR_ERR(provider), "failed to register PHY pro= vider\n"); + + return 0; +} + +static int rzg3e_phy_usb3_suspend(struct device *dev) +{ + struct rz_usb3 *r =3D dev_get_drvdata(dev); + + pm_runtime_put(dev); + reset_control_assert(r->rstc); + r->skip_reinit =3D false; + + return 0; +} + +static int rzg3e_phy_usb3_resume(struct device *dev) +{ + struct rz_usb3 *r =3D dev_get_drvdata(dev); + int ret; + + ret =3D reset_control_deassert(r->rstc); + if (ret) + return ret; + + ret =3D pm_runtime_resume_and_get(dev); + if (ret) + goto reset_assert; + + ret =3D rzg3e_phy_usb3_init_helper(r->base); + if (ret) + goto pm_put; + + r->skip_reinit =3D true; + + return 0; + +pm_put: + pm_runtime_put(dev); +reset_assert: + reset_control_assert(r->rstc); + return ret; +} + +static const struct dev_pm_ops rzg3e_phy_usb3_pm =3D { + NOIRQ_SYSTEM_SLEEP_PM_OPS(rzg3e_phy_usb3_suspend, rzg3e_phy_usb3_resume) +}; + +static const struct of_device_id rzg3e_phy_usb3_match_table[] =3D { + { .compatible =3D "renesas,r9a09g047-usb3-phy" }, + { /* Sentinel */ } +}; + +MODULE_DEVICE_TABLE(of, rzg3e_phy_usb3_match_table); +static struct platform_driver rzg3e_phy_usb3_driver =3D { + .driver =3D { + .name =3D "phy_rzg3e_usb3", + .of_match_table =3D rzg3e_phy_usb3_match_table, + .pm =3D pm_sleep_ptr(&rzg3e_phy_usb3_pm), + }, + .probe =3D rzg3e_phy_usb3_probe, +}; +module_platform_driver(rzg3e_phy_usb3_driver); + +MODULE_LICENSE("GPL"); +MODULE_DESCRIPTION("Renesas RZ/G3E USB3.0 PHY Driver"); +MODULE_AUTHOR("biju.das.jz@bp.renesas.com>"); --=20 2.43.0