From nobody Thu Oct 2 14:27:40 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D60243680B9 for ; Tue, 16 Sep 2025 15:00:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758034836; cv=none; b=hiAFl8KNffJVm5/utAOhauQ5p0eURjk2WNzrKrbxbOMAhn1QAUIhzRXJOO7fo8V3hjyQg0LPtr/ZufvLPzNues/MYvdnXY2ribL1PX/UorNMnpzH0WzNh0Jywn+mRJZSbLDVG7vYLU5rYniVhzvIbjkF5QHD7+Mqp0hAOncmsHM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758034836; c=relaxed/simple; bh=EVxv7pTuTXtbJBbTq1cFIyCcb5+PnMhD77kH76TEvKM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JB0mOFy4ifriX5x8TJCjGAMXnptoxDYaJdu/EPouoUvj9lWnaHZh2IrGXQnRIa/wkz+VM2JezwZGZpOztqltEaYQ8qD/4vJW3vpUT0k9cwNlos8OInEHZjiDFyUkS1I/DSZejPtvNn3HaWJ3LqmExZj6c3c8c6qN4SL5aSKYZh4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=RYXPikbr; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="RYXPikbr" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58GA9hC1004797 for ; Tue, 16 Sep 2025 15:00:34 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= lP2WRzsTd7EkrIRJP7HeDDxQJ4fUG5rGQbk5fNbcD/c=; b=RYXPikbrLDGlEhvD aVn9+vYOfZluHjfcYh7dop1N5HQXItlx7J6vIlux9taW3Ksr0o0IFBiwPtp04y8z XdzMId+eKnYMG3w4fG5L9BkgFmq2ieC+YdcZsXVbqKDx2+pPxfgBULQ/Kci7hPSJ 5bKX6JulQfDINT3Pc0jSZ2wbjUOGdIjDiLGwoy6VmFP0tZiMTvJSwf0uNjrUyqns 0t8ftDLBb4VB4SC6OmsNgZeIXnAyrW/5t6G4x3aPLOl2ShEx+stZ8LbIru2iK39d fRDf+wQ7W2CIfRQyvDzH5ple0UZIdf69lHFubwY8M+020xOX74m6pK/6R2UJDojP 7eCBEw== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 494wyr9huy-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Tue, 16 Sep 2025 15:00:33 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2621fab9befso34207395ad.2 for ; Tue, 16 Sep 2025 08:00:33 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758034832; x=1758639632; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=lP2WRzsTd7EkrIRJP7HeDDxQJ4fUG5rGQbk5fNbcD/c=; b=YaIVpIU0SBAuNTNW7UwLK+PJei8ANrKhvHpWtKWhLIJol5Uv/6rf9HkW7W2gKJ9jSf r7ZAtSv8ye7W3f2IGLJR5mU7PgImsNqe1+TKtmDjXqgj4ElzjREqHv2/3pjBLpNERhs5 bjDTlzzJQZdPUOiNnFheLc/bsDU04bIoyYrcRvbP1KU78Mfyh1XNKXLhTF66kOWCxZm6 ULRaDk8XfYbEp1B3dkJIfReFIFLh4zeNEYpk7OA/6h6cvZbAVNZD2O+renN5TYJ5tCT2 KraqNocY/JPwa78edYPHREmkOAeACik5qivSARig81rHFFLb1VRPRUE/jn+m9HbZvjfx H5pQ== X-Forwarded-Encrypted: i=1; AJvYcCXnAkjNuSk0r6hVfqs7OSUDyRtJtKmd1mekr97bqNJEdWEVaZpQVV619d8l1/kylepLKmIijrfN1+tVW58=@vger.kernel.org X-Gm-Message-State: AOJu0YzywLReYD3EXHUPTk8sNqJT3n+WOTj01xfnBTprYVdmohRBpwA6 hD4tGxJnKENtcSvEzxbaVBcjgY/wguLXqe468gq1aejAasxXFR8XUBKo8RPsAdRd0pAiPKENy3/ KCaNl50oTzNZV49mnYxBFPbtTdxbOj7qNp+0vlHAyB9FXO9ssyHZooIoKiCAHg3a8sEw= X-Gm-Gg: ASbGncsg9rF2uiLhzgaANOaQeBB7hRbKqCsSdq4MOjisOlEyWCBvjTAg5w/rebUtO0z r/zCmMgirHRzItDKd8htT+7W1IRePj1dW0YdfjgBysZdFMsfnSniyYY26k0Ijcy67LhcSR+xZnb MQ5wKLH/rWUhGm1BGzLztH0lPRmebha2AlVUMZuUMgPx0wb+/SGW2aCjcuXKreew7bNXYzJ1Bh9 X5gGtayip/LKO2hlhu7QKUe7PehV+HWWJEAAMKgZQKrZJI1FIwLVWxt4YBEml1kxOPV7LJg+CGT laMCEw/Qi3mJ49Jx+2ziH9MLfCKHTewJGe3S+yAXB1eENW3OVmTEQrJErCt5Tao65D70 X-Received: by 2002:a17:903:2451:b0:267:b697:4ea with SMTP id d9443c01a7336-267b69714demr78103085ad.54.1758034832028; Tue, 16 Sep 2025 08:00:32 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEPBKc4oG1+F9yCdpRJby4Lh3p3lSPbZUVoBQDNJrpw1NiMFGEm/RzOKKvH0qJ3DfP5gn/i5w== X-Received: by 2002:a17:903:2451:b0:267:b697:4ea with SMTP id d9443c01a7336-267b69714demr78101405ad.54.1758034831075; Tue, 16 Sep 2025 08:00:31 -0700 (PDT) Received: from hu-wasimn-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2651d2df15esm74232615ad.45.2025.09.16.08.00.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Sep 2025 08:00:30 -0700 (PDT) From: Wasim Nazir Date: Tue, 16 Sep 2025 20:29:32 +0530 Subject: [PATCH v6 10/10] arm64: dts: qcom: lemans-evk: Enable 2.5G Ethernet interface Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250916-lemans-evk-bu-v6-10-62e6a9018df4@oss.qualcomm.com> References: <20250916-lemans-evk-bu-v6-0-62e6a9018df4@oss.qualcomm.com> In-Reply-To: <20250916-lemans-evk-bu-v6-0-62e6a9018df4@oss.qualcomm.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Richard Cochran , Bartosz Golaszewski Cc: kernel@oss.qualcomm.com, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, netdev@vger.kernel.org, linux-i2c@vger.kernel.org, Mohd Ayaan Anwar , Konrad Dybcio , Wasim Nazir X-Mailer: b4 0.15-dev-e44bb X-Developer-Signature: v=1; a=ed25519-sha256; t=1758034770; l=3663; i=wasim.nazir@oss.qualcomm.com; s=20250807; h=from:subject:message-id; bh=d0901W5oS2IB+UAGgSU2EHYZ0jt+yeCd47Ja4xYspro=; b=ypJXIiKLDhluYwEsejhys+yKyfuxi1sg+qQaO1HJXdGZ4WTiJYwLq4HfkEfkd5s4xzJmLRF21 UODc1p62681BMPylr/ac7aKK2O4W6/rrLTzhx/ct6Z0igfDR2CJ1oM1 X-Developer-Key: i=wasim.nazir@oss.qualcomm.com; a=ed25519; pk=4ymqwKogZUOQnbcvSUHyO19kcEVTLEk3Qc4u795hiZM= X-Proofpoint-ORIG-GUID: NDH2B6TLLGMQzRvOuqWtuSPDUDbeZMP1 X-Authority-Analysis: v=2.4 cv=SouQ6OO0 c=1 sm=1 tr=0 ts=68c97b91 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=z9nD9lg9_nmlpaFE3BIA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTEzMDAwMCBTYWx0ZWRfX99Fkq3lIxUev yoT3M05UZjhF/JC/bRPutZ+UXubrLk1deF7ckLxdJx+gog3AZ6qcRMa8Jp/5iTvmPrE33QSHzHs DUcsk6+0W5Wy0aSL6Zy/6n7W2zKya3M3atsbV3kdxCx80CCDZIAWkZFsYlTa7Bb2NWzWZkITRjr 6YJ0fRqKnQ3GUiwKu7w1hOQpgc4/CRhU/h2twChCOMjc5xxdTkrbvhYUrN9iOtMF6mMDWDSujHr 9a7A4DfLL6hz49kOx6t5S3mMT0LQVH485vScCY0z9x3tEW18CyIFcFgzVfM1a9Gz3+6M8zCdt9N D358p7vx6lFqmAa17wHhKhuXvQtMGxviH2SMsRoaNsy+jln7TxmTqTx8FGkxAL4KruFgtAhJ8OB i7BtGl/F X-Proofpoint-GUID: NDH2B6TLLGMQzRvOuqWtuSPDUDbeZMP1 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-16_02,2025-09-12_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 spamscore=0 phishscore=0 adultscore=0 suspectscore=0 priorityscore=1501 malwarescore=0 bulkscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509130000 From: Mohd Ayaan Anwar Enable the QCA8081 2.5G Ethernet PHY on port 0. Add MDC and MDIO pin functions for ethernet0, and enable the internal SGMII/SerDes PHY node. Additionally, support fetching the MAC address from EEPROM via an nvmem cell. Signed-off-by: Mohd Ayaan Anwar Reviewed-by: Konrad Dybcio Signed-off-by: Wasim Nazir --- arch/arm64/boot/dts/qcom/lemans-evk.dts | 115 ++++++++++++++++++++++++++++= ++++ 1 file changed, 115 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans-evk.dts b/arch/arm64/boot/dts/= qcom/lemans-evk.dts index 0170da9362ae..d5dbcbd86171 100644 --- a/arch/arm64/boot/dts/qcom/lemans-evk.dts +++ b/arch/arm64/boot/dts/qcom/lemans-evk.dts @@ -17,6 +17,7 @@ / { compatible =3D "qcom,lemans-evk", "qcom,qcs9100", "qcom,sa8775p"; =20 aliases { + ethernet0 =3D ðernet0; mmc1 =3D &sdhc; serial0 =3D &uart10; }; @@ -352,6 +353,94 @@ vreg_l8e: ldo8 { }; }; =20 +ðernet0 { + phy-handle =3D <&hsgmii_phy0>; + phy-mode =3D "2500base-x"; + + pinctrl-0 =3D <ðernet0_default>; + pinctrl-names =3D "default"; + + snps,mtl-rx-config =3D <&mtl_rx_setup>; + snps,mtl-tx-config =3D <&mtl_tx_setup>; + + nvmem-cells =3D <&mac_addr0>; + nvmem-cell-names =3D "mac-address"; + + status =3D "okay"; + + mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + hsgmii_phy0: ethernet-phy@1c { + compatible =3D "ethernet-phy-id004d.d101"; + reg =3D <0x1c>; + reset-gpios =3D <&pmm8654au_2_gpios 8 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <11000>; + reset-deassert-us =3D <70000>; + }; + }; + + mtl_rx_setup: rx-queues-config { + snps,rx-queues-to-use =3D <4>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,map-to-dma-channel =3D <0x0>; + snps,route-up; + snps,priority =3D <0x1>; + }; + + queue1 { + snps,dcb-algorithm; + snps,map-to-dma-channel =3D <0x1>; + snps,route-ptp; + }; + + queue2 { + snps,avb-algorithm; + snps,map-to-dma-channel =3D <0x2>; + snps,route-avcp; + }; + + queue3 { + snps,avb-algorithm; + snps,map-to-dma-channel =3D <0x3>; + snps,priority =3D <0xc>; + }; + }; + + mtl_tx_setup: tx-queues-config { + snps,tx-queues-to-use =3D <4>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,avb-algorithm; + snps,send_slope =3D <0x1000>; + snps,idle_slope =3D <0x1000>; + snps,high_credit =3D <0x3e800>; + snps,low_credit =3D <0xffc18000>; + }; + + queue3 { + snps,avb-algorithm; + snps,send_slope =3D <0x1000>; + snps,idle_slope =3D <0x1000>; + snps,high_credit =3D <0x3e800>; + snps,low_credit =3D <0xffc18000>; + }; + }; +}; + &gpi_dma0 { status =3D "okay"; }; @@ -404,6 +493,10 @@ nvmem-layout { compatible =3D "fixed-layout"; #address-cells =3D <1>; #size-cells =3D <1>; + + mac_addr0: mac-addr@0 { + reg =3D <0x0 0x6>; + }; }; }; }; @@ -552,11 +645,33 @@ &sdhc { status =3D "okay"; }; =20 +&serdes0 { + phy-supply =3D <&vreg_l5a>; + + status =3D "okay"; +}; + &sleep_clk { clock-frequency =3D <32768>; }; =20 &tlmm { + ethernet0_default: ethernet0-default-state { + ethernet0_mdc: ethernet0-mdc-pins { + pins =3D "gpio8"; + function =3D "emac0_mdc"; + drive-strength =3D <16>; + bias-pull-up; + }; + + ethernet0_mdio: ethernet0-mdio-pins { + pins =3D "gpio9"; + function =3D "emac0_mdio"; + drive-strength =3D <16>; + bias-pull-up; + }; + }; + pcie0_default_state: pcie0-default-state { clkreq-pins { pins =3D "gpio1"; --=20 2.51.0