From nobody Thu Oct 2 14:27:42 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CC1FC346A1D for ; Tue, 16 Sep 2025 14:59:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758034787; cv=none; b=CYsin4f0WUlvcWC/gsDkYkjO1N+NMyc9TkCP1Gq8ozLLJDHd6AOQVJYO11vkT5x6hxw9PvRC3WPqTB7dMFpIMRsfx8O2zE8EQ3UXWjtH5MMP/5nsefWGEPmzTGcEko4KKm92wgN6r0CLNrgIBZTGNdKgFxkAb4tFOx40XU3knsA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758034787; c=relaxed/simple; bh=N+DvkIEf+jK1FXGRrKsm8BXra7/1jp/K2c4WlAE5nwE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=H8q5e8IUud8Ppo/TyHCWxq+pcaV49ro7AplyhLdx8gvTtXY8vPBmUrgatAM14t1Db8AgnKZ/7ko4zMxQ2eqjJkcvhtJ1y3fhTTr+TTA+AXxNeFr+TQ9wllAogLakJ4CGnhvZbgwt1BHQlIMG0Gbf3boLByMeRD5a7SN+VsJCDK0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=GkbFwWts; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="GkbFwWts" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58G9tOYt012389 for ; Tue, 16 Sep 2025 14:59:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= LGivlFPRUFzyqdDIJCQVoLwxyXyURMZg/RLnf3kJUBE=; b=GkbFwWts5iUCJ013 4VG1GtpapIatmlerSzt7TsNl2fXvLsKcmoc8KRa4p/qtTmCZASLWDikQYg9ZGH+u njFA84FXkb80ZzVfYeakvmR6JR7GltU+o+td5zqhfgzZKD/F9szUsUU2b4Gno6Ws lvePQgcQBlp9FWkfzoJutvVXqkOfbWF2gPv0kZu44eDRGt+MOf90UYmtMsUSuhZ8 jwvGyw4NBLskRjbcnKbplS+8EJ9qPuOn4lD8SwBLftmI2f0ffcd0zv2fCr8zrN3F LsBbLoIf8GLovUBEAVNkMRjSh3mPvy/g4DE7QiAv51Cl8OX/c0xldkWPrur/vsv+ HQ3xzQ== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 496g12mws1-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Tue, 16 Sep 2025 14:59:44 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2665df2e24aso42612655ad.2 for ; Tue, 16 Sep 2025 07:59:44 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758034784; x=1758639584; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=LGivlFPRUFzyqdDIJCQVoLwxyXyURMZg/RLnf3kJUBE=; b=dj2APEX5sJFpX/QAgD6szsIXRQ15mu59aky9frPGExuMUJhE/k8nzzuv2BjvMvUqKx C1Glsv/ZFocuDFUkj6LJyQ2OvxchT041DGK8Kc3l59NLE0QB3TLDFzNzNEUnkgd2UZX2 qtX6WEf4RjGdHbpCEsAg1NaHG8mbaVjxJyi6afGQ6Qg9ChjSNnn84/20PCysuKuqDzUL 9qsraxrKw13k1RIgeR8sHQ/nHXRJDJlwEnqPP2mLDE4ecbObzlqkairkIFh8DOm6loTd As/sGySdYdx6JUTBVZpipkuU1S/vMMIfM0T7VTB8k+L+na1JZ05q/01uVwgUEKDuaGgk /umw== X-Forwarded-Encrypted: i=1; AJvYcCWgDwv66G3tJPvd5G4le4QmhUGbokEVB/ppKQRS1b45Pj4R4rBSn1f+mNGz20RTdNUlSmgaEJDaYI6BV7U=@vger.kernel.org X-Gm-Message-State: AOJu0YzsuMIzCjqqrIQOvZY79dR15DMJJm6YOeMeGkjZUWFl/aTtUSHh YT9nbSleUHfnIwW7zIzNt0bMUhRBz4Kw0u0qfvfoWwU6SJiPpECaBgM0UVcF6dOLJgCxyQB82Vi 2K4ovhxc8ppjjmIM1M5ABemOvb3ej7OQ6K21LVw13LT8AV4jnrTyxgzqY87i540vZ4nc= X-Gm-Gg: ASbGncvt1BXH+KuHof+INI/Dkzh9vTrUyKz1or6sbYq2Gps8iFl3A4OifI8zIuSITjR v3JW9UNKypc4/FPB62syL+ZIFfWZ8tOp3C58xK/NXgnAQOLo4IQH6IO/tZ4PZVS+ozmiQNcWI3O uqTYcBaZbN1Qm+KZoGIdHmto4cR4asHsQtByWOfP6tKEOGPcR2twpWrBvtnVexF2PdCn4wu3IyH bUs8Rl5+Ro6AIMUSTCvOL3wUmin2chOJ8Owbf9u6REFeGBAQ+Qzf5TU8kZ3k2ksmi0xZXJqh4vM TE06fqvNT83qfC0xSeLxJdbyYMMohY5zLrs5ijRjlyXzoMiYUUX3Aa5cOTuOaE27Zv+2 X-Received: by 2002:a17:903:244f:b0:267:d0fa:5f75 with SMTP id d9443c01a7336-267d0fa6b33mr43336445ad.1.1758034783933; Tue, 16 Sep 2025 07:59:43 -0700 (PDT) X-Google-Smtp-Source: AGHT+IF8A9Ir70Z/p5m6VgOr+1WTpcLrwaUQVF/ndq8V6egXMmz0Evup4AB0T6k7P2GKkxD72d01Bg== X-Received: by 2002:a17:903:244f:b0:267:d0fa:5f75 with SMTP id d9443c01a7336-267d0fa6b33mr43335815ad.1.1758034783324; Tue, 16 Sep 2025 07:59:43 -0700 (PDT) Received: from hu-wasimn-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2651d2df15esm74232615ad.45.2025.09.16.07.59.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Sep 2025 07:59:43 -0700 (PDT) From: Wasim Nazir Date: Tue, 16 Sep 2025 20:29:23 +0530 Subject: [PATCH v6 01/10] arm64: dts: qcom: lemans: Add SDHC controller and SDC pin configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250916-lemans-evk-bu-v6-1-62e6a9018df4@oss.qualcomm.com> References: <20250916-lemans-evk-bu-v6-0-62e6a9018df4@oss.qualcomm.com> In-Reply-To: <20250916-lemans-evk-bu-v6-0-62e6a9018df4@oss.qualcomm.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Richard Cochran , Bartosz Golaszewski Cc: kernel@oss.qualcomm.com, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, netdev@vger.kernel.org, linux-i2c@vger.kernel.org, Monish Chunara , Konrad Dybcio , Wasim Nazir X-Mailer: b4 0.15-dev-e44bb X-Developer-Signature: v=1; a=ed25519-sha256; t=1758034770; l=3497; i=wasim.nazir@oss.qualcomm.com; s=20250807; h=from:subject:message-id; bh=DwrtxD3ZLmemkOPdq7lhEGfiDfoe4W0WX7TMCKQ8d9I=; b=XtWgAoinX5GmsWiRsNvjwzmDS5RO5ART8RCF8c+fIkjVP/Z9NhOvQmClzsliu92VDWOskPaJS iB8qALGpyjRAZwmpi6TZDxysGhJMlPkFsOFFMk45VT5PaPtrt3sJcFW X-Developer-Key: i=wasim.nazir@oss.qualcomm.com; a=ed25519; pk=4ymqwKogZUOQnbcvSUHyO19kcEVTLEk3Qc4u795hiZM= X-Proofpoint-ORIG-GUID: RO37KhfqOn5BmoyQHiepehPwYWhON6Sb X-Proofpoint-GUID: RO37KhfqOn5BmoyQHiepehPwYWhON6Sb X-Authority-Analysis: v=2.4 cv=E5PNpbdl c=1 sm=1 tr=0 ts=68c97b61 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=ALy2IlhOjgNbs65Id4kA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTE1MDA4NiBTYWx0ZWRfX85+ob+SDTKm7 dXKvDns4SE6lqbSnhiBDpiKvSd1Fg95EsDPWQAFD+gNy2ZDwXp/ZhPlBBcOAZsi//NPwrCm8v3G amN5LZe2bNOMrRcy5ZEKYhZz8iuEd2fcfJPvy59fauD6RhkX3F3ShUdTOxebwqlvoenbhV8MNAg u/JDPo7/uIu7xlIyYy2HeFKeIMNaOpjvPTojbn/GTfkgYwiOAO69iY4BjrNxCMqXUxTu+y1Kj72 ESBkrc1FypZSrVIgQa8GBh3niMkgROiVjqpQ9EQSTOj1VL1Ed2xoaJku/lcDxMcHxtMX0IZQqG0 9Bra+eXdhrywWbwsJ6WUl0ITHOyEV/l0/ntj7j6tw/Jvp3E8Q/B5kH5PsDo/AaJNfrCuVDt504p af1h1hit X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-16_02,2025-09-12_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 clxscore=1015 adultscore=0 bulkscore=0 impostorscore=0 spamscore=0 suspectscore=0 priorityscore=1501 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509150086 From: Monish Chunara Introduce the SDHC v5 controller node for the Lemans platform. This controller supports either eMMC or SD-card, but only one can be active at a time. SD-card is the preferred configuration on Lemans targets, so describe this controller. Define the SDC interface pins including clk, cmd, and data lines to enable proper communication with the SDHC controller. Signed-off-by: Monish Chunara Reviewed-by: Konrad Dybcio Co-developed-by: Wasim Nazir Signed-off-by: Wasim Nazir --- arch/arm64/boot/dts/qcom/lemans.dtsi | 92 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 92 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans.dtsi b/arch/arm64/boot/dts/qco= m/lemans.dtsi index fd6eb6fbe29a..b7e727f01cec 100644 --- a/arch/arm64/boot/dts/qcom/lemans.dtsi +++ b/arch/arm64/boot/dts/qcom/lemans.dtsi @@ -3835,6 +3835,58 @@ apss_tpdm2_out: endpoint { }; }; =20 + sdhc: mmc@87c4000 { + compatible =3D "qcom,sa8775p-sdhci", "qcom,sdhci-msm-v5"; + reg =3D <0x0 0x087c4000 0x0 0x1000>; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", + "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC1_AHB_CLK>, + <&gcc GCC_SDCC1_APPS_CLK>; + clock-names =3D "iface", + "core"; + + interconnects =3D <&aggre1_noc MASTER_SDC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_SDC1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "sdhc-ddr", + "cpu-sdhc"; + + iommus =3D <&apps_smmu 0x0 0x0>; + dma-coherent; + + operating-points-v2 =3D <&sdhc_opp_table>; + power-domains =3D <&rpmhpd SA8775P_CX>; + resets =3D <&gcc GCC_SDCC1_BCR>; + + qcom,dll-config =3D <0x0007642c>; + qcom,ddr-config =3D <0x80040868>; + + status =3D "disabled"; + + sdhc_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-100000000 { + opp-hz =3D /bits/ 64 <100000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <1800000 400000>; + opp-avg-kBps =3D <100000 0>; + }; + + opp-384000000 { + opp-hz =3D /bits/ 64 <384000000>; + required-opps =3D <&rpmhpd_opp_nom>; + opp-peak-kBps =3D <5400000 1600000>; + opp-avg-kBps =3D <390000 0>; + }; + }; + }; + usb_0_hsphy: phy@88e4000 { compatible =3D "qcom,sa8775p-usb-hs-phy", "qcom,usb-snps-hs-5nm-phy"; @@ -5658,6 +5710,46 @@ qup_uart21_rx: qup-uart21-rx-pins { function =3D "qup3_se0"; }; }; + + sdc_default: sdc-default-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <16>; + bias-disable; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <10>; + bias-pull-up; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <10>; + bias-pull-up; + }; + }; + + sdc_sleep: sdc-sleep-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <2>; + bias-bus-hold; + }; + }; }; =20 sram: sram@146d8000 { --=20 2.51.0