From nobody Thu Oct 2 14:27:45 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9588C2C15AA for ; Tue, 16 Sep 2025 10:47:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758019633; cv=none; b=qMKkfzsvfWzbueVG4SMuT6A3GeYeN65M1RBMJCJ+mfsnhYCcZh6+w+SM1HOhC854IOZIZ32XsoZbrlXETWDdJ9Gr6lgCm9/x1qls9RKyYGZb7m8HL0Fm9VLH+3zafy/MJVDm4EAKLpisFV5BbHzaWVwyfA2ibnq7yU5ztv6TglU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758019633; c=relaxed/simple; bh=N+DvkIEf+jK1FXGRrKsm8BXra7/1jp/K2c4WlAE5nwE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=si9UhJ1yP/mxfe/TyYH9TjdQU3dwBxgQtch4/FEmYELMKsQzTgagyECm5pXD+PqrrSdguDZp7Amh3J4fcRElfcQa35Dammj0eMU/V4jDzSlVKkbyU1JH3gTeG8U63bKSziG3opXRGQamsEWFwtwZWfyVKy3a+ilPm1KdZEx/86E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=hgOgfa8h; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="hgOgfa8h" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58G9gcok005281 for ; Tue, 16 Sep 2025 10:47:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= LGivlFPRUFzyqdDIJCQVoLwxyXyURMZg/RLnf3kJUBE=; b=hgOgfa8hjMENK6i6 +QafgoR4nyOE0636XkpjRNTaMiGChjXq2r5Lj530x75yYsb4GBvBRt9opn+mXVgl 0P/tYugNF0kIC8FwbvNLtf/pAo8xqIYQPQzXSVI/M4qvcpfyFtz7Q9BnIHD2LH4U JllG+Y7nBfS3i2P5ZogQWogVanc3KC4TVULqt98tZsUoVCMzI5X7697905rvp+sI 5GB3GYael5rLHaGVXikk76U+XxpPUUGXEA7e+rPh3G188/s0MtNpoV/pLl4pdmrV rERJHFwBhz8coVBuMXTEcqKwkfUuPP7BOd6HP2JNNinqARZwW5Q8ijWMxywMHHxI EZIwqA== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 496g5n4819-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Tue, 16 Sep 2025 10:47:09 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-24456ebed7bso71259425ad.0 for ; Tue, 16 Sep 2025 03:47:09 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758019629; x=1758624429; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=LGivlFPRUFzyqdDIJCQVoLwxyXyURMZg/RLnf3kJUBE=; b=q/ZLFI8OLOLTA9fUcE4wlXBM8Az5GQ3CfcfuxhOiz1sqCYzO73YpQkD6P/7BXHC7kC V3psObNBFMkE/S7uqKzerL9d6z9elvi5/iyHXlsIvxXkWqs5KgUyWI9QoFrlOwJzcLS+ aiIbxGu5xtiZpP0sSdFaG/nDg3k0Vf4Zlf63nEfnit+AxBg5lk7BA17Nt/fyePF3inqi Hcxn6z4/7xis+I6ouOZNrM58yNEV0CHkYNa8k8tHw4JWoDEE6kCB5OrDdf+mdMKqA2OB 8GSkLVMgnzr+aRc/1YXyxH/H3b90m764DdDHcYOBT8yem05MSCCqLX3kSd6uvbTN8MeU SOkQ== X-Forwarded-Encrypted: i=1; AJvYcCVaDt/ZvOxWykOtYee4jwcgpbNeG51CSyUGE43x4pXHJt/ngahRrNGOmSbmIYyWI6FyCMHPZfq+zMu69nI=@vger.kernel.org X-Gm-Message-State: AOJu0YzCWgmW4EFi89gMmkvzpAhFR4trFkVPXGtwfMLTtlXy91rsbUMl hF0aq9DA7zps8K4gwmjVedZuOoPEEjoUuc0flRW80xRw3jK+ZAXDS1+uFBDKFCAPVfvhbuQVf55 491nXK0EaK6rpNjOW2+Ba9hlCeyMQsuQtiR7EDS6kypdfGa+Are/GIu4wOiIo9AzImuk= X-Gm-Gg: ASbGncuViFylTpTXT8KtigNuc2l35214mL1IhFP33doKNFkWm62ciCbvnOl/91WWBvg P6VSr52VV+eysTQkO42X95BxZxnGm6wsgJLFNfZJisen27N4pjdNgfx/6iM0ucBqkKqEW7XyN/t +sBFO/euUyuT9ZVDm5RDa7q12zaAGZyHrxP+9YRfMYjR6G6TXP8WaNFMzsYRQE/U4PnMqbry8pO iNcJP4C4w/Nvjr+y3hxHrpr1biAIuBKfhsG/dxRp/rN7QlaMF4XIjdBLFXMjkmUqVnzPx34DE3+ 57v+xhO1yQJ1ZlH0fRqwTjOEP+m7sWo/Sr4FJ0UsOLXUjkSjFxk0tMAJCtYXoDa5Lsp1 X-Received: by 2002:a17:902:ecc2:b0:24b:eef:643c with SMTP id d9443c01a7336-267d153ffeamr27893925ad.5.1758019628886; Tue, 16 Sep 2025 03:47:08 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFc1gDxwTceddDDEfUu7SxsejvMIJuXWcd0PuczuENGWeN0/sSdi/yEJGXxHPaKCXyi9qCsmQ== X-Received: by 2002:a17:902:ecc2:b0:24b:eef:643c with SMTP id d9443c01a7336-267d153ffeamr27893495ad.5.1758019628338; Tue, 16 Sep 2025 03:47:08 -0700 (PDT) Received: from hu-wasimn-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-267b2246d32sm33122355ad.143.2025.09.16.03.47.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Sep 2025 03:47:08 -0700 (PDT) From: Wasim Nazir Date: Tue, 16 Sep 2025 16:16:49 +0530 Subject: [PATCH v5 01/10] arm64: dts: qcom: lemans: Add SDHC controller and SDC pin configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250916-lemans-evk-bu-v5-1-53d7d206669d@oss.qualcomm.com> References: <20250916-lemans-evk-bu-v5-0-53d7d206669d@oss.qualcomm.com> In-Reply-To: <20250916-lemans-evk-bu-v5-0-53d7d206669d@oss.qualcomm.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Richard Cochran , Bartosz Golaszewski Cc: kernel@oss.qualcomm.com, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, netdev@vger.kernel.org, linux-i2c@vger.kernel.org, Monish Chunara , Konrad Dybcio , Wasim Nazir X-Mailer: b4 0.15-dev-e44bb X-Developer-Signature: v=1; a=ed25519-sha256; t=1758019616; l=3497; i=wasim.nazir@oss.qualcomm.com; s=20250807; h=from:subject:message-id; bh=DwrtxD3ZLmemkOPdq7lhEGfiDfoe4W0WX7TMCKQ8d9I=; b=H2iaYQ4dPJ3r/1SelRl17eicI7eUH4N4NjuTf+lL2vdsOZ0BRoP5r+L88qMDyhHxkQcbVlwdM RPiyW7kEcK0ALM0Mc8+tbTFbJh0ui0ZyZ5j6bU39vJW0A0tHPHDItF1 X-Developer-Key: i=wasim.nazir@oss.qualcomm.com; a=ed25519; pk=4ymqwKogZUOQnbcvSUHyO19kcEVTLEk3Qc4u795hiZM= X-Proofpoint-GUID: 260qTEBKwYHWr8AjVtax00SXu0HRBS4Z X-Proofpoint-ORIG-GUID: 260qTEBKwYHWr8AjVtax00SXu0HRBS4Z X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTE1MDA4NyBTYWx0ZWRfX7IAjWf8kuhmo EnyXu91Kv59PXH4WV4qaOvTKUH7t2vciHnouINF/2fVwMQppAoCnisydzKwzzoUKNfTM9bxUsun Id+jUU9EToVYU5YPW76ypFo7wNjQjb1N+Ku2zqNc4ohNCVx7Ac7UxykwO4EhLHhJx+VJCPf4KGU evKStunW5icVJgoOsbrq9U8t7bYc3lYc+NE3ywyWnPLF+Qn/4nH07SABPEJHYOU2gaEaUTBXfbW sg+waKSc2lituXLXYcgK7L1//l4GTI2iYTFcZ5BMeAEATvn/yoLYgOqVX/8o5pPcus+cyYHU6Z0 8EdhkkUBFHQZwl2+oP2uLfCcd3vmTNlzOeTs2hCr4EpEHQIAtyhTZwCYgFRJWgBFVUplv45i80g A/HVUPu3 X-Authority-Analysis: v=2.4 cv=SaD3duRu c=1 sm=1 tr=0 ts=68c9402d cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=ALy2IlhOjgNbs65Id4kA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-16_02,2025-09-12_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 adultscore=0 malwarescore=0 phishscore=0 spamscore=0 priorityscore=1501 bulkscore=0 impostorscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509150087 From: Monish Chunara Introduce the SDHC v5 controller node for the Lemans platform. This controller supports either eMMC or SD-card, but only one can be active at a time. SD-card is the preferred configuration on Lemans targets, so describe this controller. Define the SDC interface pins including clk, cmd, and data lines to enable proper communication with the SDHC controller. Signed-off-by: Monish Chunara Reviewed-by: Konrad Dybcio Co-developed-by: Wasim Nazir Signed-off-by: Wasim Nazir --- arch/arm64/boot/dts/qcom/lemans.dtsi | 92 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 92 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans.dtsi b/arch/arm64/boot/dts/qco= m/lemans.dtsi index fd6eb6fbe29a..b7e727f01cec 100644 --- a/arch/arm64/boot/dts/qcom/lemans.dtsi +++ b/arch/arm64/boot/dts/qcom/lemans.dtsi @@ -3835,6 +3835,58 @@ apss_tpdm2_out: endpoint { }; }; =20 + sdhc: mmc@87c4000 { + compatible =3D "qcom,sa8775p-sdhci", "qcom,sdhci-msm-v5"; + reg =3D <0x0 0x087c4000 0x0 0x1000>; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", + "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC1_AHB_CLK>, + <&gcc GCC_SDCC1_APPS_CLK>; + clock-names =3D "iface", + "core"; + + interconnects =3D <&aggre1_noc MASTER_SDC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_SDC1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "sdhc-ddr", + "cpu-sdhc"; + + iommus =3D <&apps_smmu 0x0 0x0>; + dma-coherent; + + operating-points-v2 =3D <&sdhc_opp_table>; + power-domains =3D <&rpmhpd SA8775P_CX>; + resets =3D <&gcc GCC_SDCC1_BCR>; + + qcom,dll-config =3D <0x0007642c>; + qcom,ddr-config =3D <0x80040868>; + + status =3D "disabled"; + + sdhc_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-100000000 { + opp-hz =3D /bits/ 64 <100000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <1800000 400000>; + opp-avg-kBps =3D <100000 0>; + }; + + opp-384000000 { + opp-hz =3D /bits/ 64 <384000000>; + required-opps =3D <&rpmhpd_opp_nom>; + opp-peak-kBps =3D <5400000 1600000>; + opp-avg-kBps =3D <390000 0>; + }; + }; + }; + usb_0_hsphy: phy@88e4000 { compatible =3D "qcom,sa8775p-usb-hs-phy", "qcom,usb-snps-hs-5nm-phy"; @@ -5658,6 +5710,46 @@ qup_uart21_rx: qup-uart21-rx-pins { function =3D "qup3_se0"; }; }; + + sdc_default: sdc-default-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <16>; + bias-disable; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <10>; + bias-pull-up; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <10>; + bias-pull-up; + }; + }; + + sdc_sleep: sdc-sleep-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <2>; + bias-bus-hold; + }; + }; }; =20 sram: sram@146d8000 { --=20 2.51.0