From nobody Thu Oct 2 17:00:09 2025 Received: from mail-lf1-f41.google.com (mail-lf1-f41.google.com [209.85.167.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 05FC42EC09E for ; Mon, 15 Sep 2025 08:02:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757923354; cv=none; b=Dw3MEsq1easfuJHf7UXLR2XyEpQo0MOpc46/K+a5m3KlsCynl+OxIG6+o9YR6N3nm5zXep63qHj+0AOHhTMgZG/DvI/uEnRFTHjthRV8EFOS17unR1UmB+LDbnHfv5f+bw01zvEKfdAxUnT0b5j43RDfJhKfM1xCdKrJ2nVaAiI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757923354; c=relaxed/simple; bh=Gobe3gcacEzjxq3TiZSj8gVH+MTvaW0vF7gQs/h1xFo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IxG6/wfqauqe1WVC3ku/xfP/slcubvV/ih75BTxRhhLwHsQWL9LW35naEQi2sj9PbvD/QdmdPKUhsvheNs9QLrU1M1BFGhm42dhND6HWLH6XvwSqlJ1NWLEQnkJpkeCJN2Nt/ZwcETPXSkW30lXScZyjnx/3jyQjcbKgfynQyVc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=H0/FzE6s; arc=none smtp.client-ip=209.85.167.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="H0/FzE6s" Received: by mail-lf1-f41.google.com with SMTP id 2adb3069b0e04-57263febd12so1224581e87.1 for ; Mon, 15 Sep 2025 01:02:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757923350; x=1758528150; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=APj+Tgp0XTk3Jgg5edx6R/2oZ09b0NwwwSYAX8oTvFc=; b=H0/FzE6sP7XpqfcsLHeYLJAX9HJasJ6mkQFq7bkji3BAioW4ahioKjZjbjup7vOUBx gfEDXBDDw3Ow1HwAscoS0BM5jWzQhaDjDCy9WVamx/O4hpsgnepRPaqEDUdr8yPj1HgI 7o8skaG42cawg5Y9BRK+5VTDiEAhGoOfSCIifuqaQ07+pthF+ArmK2TQ+D1pdVOhqFLH O8qCzmGpUQAtibD1Fg9kkjbECnqZeJ9KncaCNxPLNQXsC685b5GFkJ20QxbQFHeIQdhQ 5C3JKOo09mG7U/bPrWUHYGogX8GwRgHyaW3Gff8ZX9tvwqO/q8Zr+Hx+sOZ446QECORH 7SRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757923350; x=1758528150; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=APj+Tgp0XTk3Jgg5edx6R/2oZ09b0NwwwSYAX8oTvFc=; b=JgGc/sNWUiuKbln5zCobgpDW5QnymNbniSbg8Yte8Pp2aJFj/OoopjgdFndnKqUA+x ZHjQYzt7HYrYmnjt27mfcMDHhU7tkcLRZnGG01gHG9fO4MErk9/KaARKE4w+GoDzBq2J ney5oOZxs5X/24TNf8bMNwql4e59dlgeVwek1MsqKAKQNRy7/cMm5dQcwnFRsaB0Z1TN 3qb2fjmEXUZHAAvNq1HXagYEy5rP5vCEyBDEEqonjzRo920Wu74k/QErgZvlujMY1m1+ ClaireELPFBrHd8fBb64GGrVqUKFrAQ0si53tWS3fOqLuP8NTUJ5WuFVEmWW5ihWff+s FFtw== X-Gm-Message-State: AOJu0YzP01+uUqDK4PDd5GMXqFqMD7PfUn1KPTWPj3dKd9jL6Og6abhK IC7w4u30oEBOlPTR98odNbjsvuNQK5qZtxvp0rk5/UOWkA2XsRX4dZLN X-Gm-Gg: ASbGncvwdqJgzcJnmqLQ1FRwzuoj69q6r3aq7Z5yOTC6Bd0JmaVvjctIp1AdnWitLi0 dqCvOLdlZsYDYcqflxkm5FUu+VNySVhXeT37DlhYjJAhrhFNgGMUcdhVquptxJ7dICn9zr68Ox1 XKm1vDRBSHgrqX+F5b8iWWFxHVBT1o0NDGTLFf/x7FeyQ5LvgbegB8J+QRFl8yzFjFGp1UFlnk5 5HzgR62jh9S/zby0PYSOGQwZaOGNWIHaYaluv/5pvUgvjJWKg4rKq2F1JYOV9XWrsK8r48aS+Tu TT4M20rCL+MOUXAekiql0DTfIy5hR+kLd3JeRx5Rd4mM+TmE5i/Gukrlqupl3fr9OJnFcuvtVNN oePaHoIVeHzDEhA== X-Google-Smtp-Source: AGHT+IFETlinsBZ9CIzysT7U/mhptSzIvIHcUfuvSzk7UV0WFcZE8DHw3DchmG7FGhfUAhPjJIeVsQ== X-Received: by 2002:a05:6512:ad4:b0:55f:702c:ff1d with SMTP id 2adb3069b0e04-570601d3e20mr4030976e87.13.1757923349733; Mon, 15 Sep 2025 01:02:29 -0700 (PDT) Received: from xeon.. ([188.163.112.70]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-56e6460dec4sm3392381e87.103.2025.09.15.01.02.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Sep 2025 01:02:29 -0700 (PDT) From: Svyatoslav Ryhel To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Mikko Perttunen , Michael Turquette , Stephen Boyd , Dmitry Osipenko , MyungJoo Ham , Kyungmin Park , Chanwoo Choi , Svyatoslav Ryhel Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org, linux-pm@vger.kernel.org Subject: [PATCH v3 06/11] clk: tegra: remove EMC to MC clock mux in Tegra114 Date: Mon, 15 Sep 2025 11:01:52 +0300 Message-ID: <20250915080157.28195-7-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250915080157.28195-1-clamor95@gmail.com> References: <20250915080157.28195-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Configure EMC without mux for correct EMC driver support. Signed-off-by: Svyatoslav Ryhel --- drivers/clk/tegra/clk-tegra114.c | 48 ++++++++++++++++++++++---------- 1 file changed, 33 insertions(+), 15 deletions(-) diff --git a/drivers/clk/tegra/clk-tegra114.c b/drivers/clk/tegra/clk-tegra= 114.c index 8bde72aa5e68..6b3a140772c2 100644 --- a/drivers/clk/tegra/clk-tegra114.c +++ b/drivers/clk/tegra/clk-tegra114.c @@ -622,10 +622,6 @@ static const char *mux_plld_out0_plld2_out0[] =3D { }; #define mux_plld_out0_plld2_out0_idx NULL =20 -static const char *mux_pllmcp_clkm[] =3D { - "pll_m_out0", "pll_c_out0", "pll_p_out0", "clk_m", "pll_m_ud", -}; - static const struct clk_div_table pll_re_div_table[] =3D { { .val =3D 0, .div =3D 1 }, { .val =3D 1, .div =3D 2 }, @@ -672,7 +668,6 @@ static struct tegra_clk tegra114_clks[tegra_clk_max] __= initdata =3D { [tegra_clk_csi] =3D { .dt_id =3D TEGRA114_CLK_CSI, .present =3D true }, [tegra_clk_i2c2] =3D { .dt_id =3D TEGRA114_CLK_I2C2, .present =3D true }, [tegra_clk_uartc] =3D { .dt_id =3D TEGRA114_CLK_UARTC, .present =3D true = }, - [tegra_clk_emc] =3D { .dt_id =3D TEGRA114_CLK_EMC, .present =3D true }, [tegra_clk_usb2] =3D { .dt_id =3D TEGRA114_CLK_USB2, .present =3D true }, [tegra_clk_usb3] =3D { .dt_id =3D TEGRA114_CLK_USB3, .present =3D true }, [tegra_clk_vde_8] =3D { .dt_id =3D TEGRA114_CLK_VDE, .present =3D true }, @@ -1048,14 +1043,7 @@ static __init void tegra114_periph_clk_init(void __i= omem *clk_base, 0, 82, periph_clk_enb_refcnt); clks[TEGRA114_CLK_DSIB] =3D clk; =20 - /* emc mux */ - clk =3D clk_register_mux(NULL, "emc_mux", mux_pllmcp_clkm, - ARRAY_SIZE(mux_pllmcp_clkm), - CLK_SET_RATE_NO_REPARENT, - clk_base + CLK_SOURCE_EMC, - 29, 3, 0, &emc_lock); - - clk =3D tegra_clk_register_mc("mc", "emc_mux", clk_base + CLK_SOURCE_EMC, + clk =3D tegra_clk_register_mc("mc", "emc", clk_base + CLK_SOURCE_EMC, &emc_lock); clks[TEGRA114_CLK_MC] =3D clk; =20 @@ -1321,6 +1309,28 @@ static int tegra114_reset_deassert(unsigned long id) return 0; } =20 +#ifdef CONFIG_TEGRA124_CLK_EMC +static struct clk *tegra114_clk_src_onecell_get(struct of_phandle_args *cl= kspec, + void *data) +{ + struct clk_hw *hw; + struct clk *clk; + + clk =3D of_clk_src_onecell_get(clkspec, data); + if (IS_ERR(clk)) + return clk; + + hw =3D __clk_get_hw(clk); + + if (clkspec->args[0] =3D=3D TEGRA114_CLK_EMC) { + if (!tegra124_clk_emc_driver_available(hw)) + return ERR_PTR(-EPROBE_DEFER); + } + + return clk; +} +#endif + static void __init tegra114_clock_init(struct device_node *np) { struct device_node *node; @@ -1362,16 +1372,24 @@ static void __init tegra114_clock_init(struct devic= e_node *np) tegra_audio_clk_init(clk_base, pmc_base, tegra114_clks, tegra114_audio_plls, ARRAY_SIZE(tegra114_audio_plls), 24000000); + + tegra_clk_apply_init_table =3D tegra114_clock_apply_init_table; + tegra_super_clk_gen4_init(clk_base, pmc_base, tegra114_clks, &pll_x_params); =20 tegra_init_special_resets(1, tegra114_reset_assert, tegra114_reset_deassert); =20 +#ifdef CONFIG_TEGRA124_CLK_EMC + tegra_add_of_provider(np, tegra114_clk_src_onecell_get); + clks[TEGRA114_CLK_EMC] =3D tegra124_clk_register_emc(clk_base, np, + &emc_lock); +#else tegra_add_of_provider(np, of_clk_src_onecell_get); - tegra_register_devclks(devclks, ARRAY_SIZE(devclks)); +#endif =20 - tegra_clk_apply_init_table =3D tegra114_clock_apply_init_table; + tegra_register_devclks(devclks, ARRAY_SIZE(devclks)); =20 tegra_cpu_car_ops =3D &tegra114_cpu_car_ops; } --=20 2.48.1