From nobody Thu Oct 2 19:40:15 2025 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 909E83081AE for ; Fri, 12 Sep 2025 12:24:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679899; cv=none; b=maYMzNiDGQuJi29pwNsm4n97zX3irPIp6NYzl1JFswz/Eqm1WxSRqe/bZ5eOweyoZtUcMTe14UAluPuW1oWfPGhI64X0EvfBBFc8KPfR238yOosNpXkt29ci49wwk/evJ7uLtOY20vSKzX5wnybGT+4Zlz61ECE2I30KODmuifM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679899; c=relaxed/simple; bh=Idy4MnnwyW73LgvtKGSX14OK328le/bFhSLD/4KKkrM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DaTRjbzRvRsYtwjigflSzcInUH3O/TSqiq+XmJa9ML2/2RoQ0JuMyyC/SXi/1MdNIHQGhwbc6lQY9Mk86EqI5UhAfBKDp1YZS556O+PX1p9Rr/NutjqCpfLU6dCy9wInxAjaNyQJESqdyo00hdger5kOo+gfH2o/Sl+hl9//PjM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=V/pwBTJl; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="V/pwBTJl" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-3dad6252eacso789236f8f.1 for ; Fri, 12 Sep 2025 05:24:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1757679895; x=1758284695; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tR5SdXAMox76biQwuBynNAnyY0Z5laSJHWc9eKoORtQ=; b=V/pwBTJlGQhhEpalanNwo5Bi6ltXbb3S6Z3gNNlVOzP0dcFyc6WKQJuX/jlBVg5pSd cAAE/NxwryFUGmFmTcKQw1c2c2/LriAGaT1+CxD6TOC0W26aDQLaN8thBXSxy8VUzN4J rxrVPLpOgZQYXFtEqJ3ELbiCy/dVNfiS7OkSU3MNfDMKxJfQ/XMI78AsQwrpb3RKJeZu JSTbXS7UffHKPH6QlI25UELN8OUDial74TBHJOKC+jNXBTQnkXTO+UYQxichfuCdzDpc YqYMLfmPceDKV2ti20Sv9HIfBhVA80NAMOuboYLI210CmNro94rEW2rdTYMnl6B5Jo4k S3Zg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757679895; x=1758284695; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tR5SdXAMox76biQwuBynNAnyY0Z5laSJHWc9eKoORtQ=; b=FedyY9pmo3PqUPbQxEcSVUv0jixiBLXziHKdES28i0Ansn/hbEyk1uQaWknNK9+4sc QxnJv16UXvN0h5QxqYTDdZdVC751HowZCSyqjVxnZgzsp+54opEf+7lddECO4vErOWVc yh3goN1IUE++giK6mR6zXvGsjHM+ZD1PAqS1rMGP5xV5FSnqp82EjqJWqLvdYRMsyJSZ FP1uWRX/HVZVFo9yNyVKQC1T5MI5NohXi1W6xh7qu2HDkoKZu+5JSJBeVOH6wwtiRNCY lJ6wMwN63ZtXD4FojHbz5eIzY0RCLfSQkoRhlhd5YjwzeuGDbngg340YkVcfeANnnjsK rxMg== X-Forwarded-Encrypted: i=1; AJvYcCVX1m8QhG3eO1pGELtW+ga8oIMnGH4VZXx35yQNcIlQs6btlqzAtNJ+8sfOO0dYnZj/yTKTkup1hyIh/t4=@vger.kernel.org X-Gm-Message-State: AOJu0YyVopJBn2z/BXAxloN7X4yaMyd1GG7ZtCVJaaIrGxOxOPRJHE64 UekIxeeHz4Rvuw47gyYuR11Zt+LyMXvG0A2Hx5upOdX+e2rbGX+YaF21i4RsPqrKe2k= X-Gm-Gg: ASbGncu3jeSepdDqNVzQDkYlTMtWXeuxZCvCkvKGxX8jdMvlh3OEnD980tt45Tx8EZT SGoomDKJfp+3dzxkj8VM6dxoD5SXv8zQV+F45tfAFZKcV5xVbscCD2Q4FcrtkF8BtpGJeCDfMK4 CAuD/oFYphYEzYeHxO0+urE4SCxC1x89eS1SOuYrkPXEJEYk/JCO8g+yEkH0/mu/TtLxY/EBsey 3ktX/Jlz7SPtP1jEp9Ir2hSuxdh0BrVRBq+ro2LXhsj3YfGZygdXlL31F5nWY+aQURyup8oNCBg mX2EDu6ER3FDEd4D/+jaZrsrR+UzhCo6AtfZ2EMSO5I6n1B0GPPSu19HsEZMx7LlzA9SeSkw+lp mxpBCfQ2UsAkaA0JCD7XkZGtLGg7QpGDlBzZu/I4g4Cq8ka0dcWh5Jm/92MrfTpc= X-Google-Smtp-Source: AGHT+IHWMOoqmrLz2UUn1TPJK4AmGOtrCtrlHF6djOW8GPJ6Hq1GA4Nbs6eAupjjvds1Vk3ou1VUJA== X-Received: by 2002:a05:6000:2405:b0:3e7:639a:9992 with SMTP id ffacd0b85a97d-3e7659f3c8fmr2729978f8f.42.1757679894644; Fri, 12 Sep 2025 05:24:54 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.153]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607770c2sm6320091f8f.8.2025.09.12.05.24.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Sep 2025 05:24:54 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: bhelgaas@google.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pci@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Claudiu Beznea , Wolfram Sang Subject: [PATCH v4 3/6] arm64: dts: renesas: r9a08g045: Add PCIe node Date: Fri, 12 Sep 2025 15:24:41 +0300 Message-ID: <20250912122444.3870284-4-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> References: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The RZ/G3S SoC has a variant (R9A08G045S33) which supports PCIe. Add the PCIe node. Tested-by: Wolfram Sang Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven --- Changes in v4: - moved the node to r9a08g045.dtsi - dropped the "s33" from the compatible string - added port node - re-ordered properties to have them grouped together Changes in v3: - collected tags - changed the ranges flags Changes in v2: - updated the dma-ranges to reflect the SoC capability; added a comment about it. - updated clock-names, interrupt names - dropped legacy-interrupt-controller node - added interrupt-controller property - moved renesas,sysc at the end of the node to comply with DT coding style arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 66 ++++++++++++++++++++++ 1 file changed, 66 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi b/arch/arm64/boot/d= ts/renesas/r9a08g045.dtsi index 16e6ac614417..8bf6601c8710 100644 --- a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi @@ -717,6 +717,72 @@ eth1: ethernet@11c40000 { status =3D "disabled"; }; =20 + pcie: pcie@11e40000 { + compatible =3D "renesas,r9a08g045-pcie"; + reg =3D <0 0x11e40000 0 0x10000>; + ranges =3D <0x02000000 0 0x30000000 0 0x30000000 0 0x8000000>; + /* Map all possible DRAM ranges (4 GB). */ + dma-ranges =3D <0x42000000 0 0x40000000 0 0x40000000 0x1 0x0>; + bus-range =3D <0x0 0xff>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "serr", "serr_cor", "serr_nonfatal", + "serr_fatal", "axi_err", "inta", + "intb", "intc", "intd", "msi", + "link_bandwidth", "pm_pme", "dma", + "pcie_evt", "msg", "all"; + #interrupt-cells =3D <1>; + interrupt-controller; + interrupt-map-mask =3D <0 0 0 7>; + interrupt-map =3D <0 0 0 1 &pcie 0 0 0 0>, /* INTA */ + <0 0 0 2 &pcie 0 0 0 1>, /* INTB */ + <0 0 0 3 &pcie 0 0 0 2>, /* INTC */ + <0 0 0 4 &pcie 0 0 0 3>; /* INTD */ + clocks =3D <&cpg CPG_MOD R9A08G045_PCI_ACLK>, + <&cpg CPG_MOD R9A08G045_PCI_CLKL1PM>; + clock-names =3D "aclk", "pm"; + resets =3D <&cpg R9A08G045_PCI_ARESETN>, + <&cpg R9A08G045_PCI_RST_B>, + <&cpg R9A08G045_PCI_RST_GP_B>, + <&cpg R9A08G045_PCI_RST_PS_B>, + <&cpg R9A08G045_PCI_RST_RSM_B>, + <&cpg R9A08G045_PCI_RST_CFG_B>, + <&cpg R9A08G045_PCI_RST_LOAD_B>; + reset-names =3D "aresetn", "rst_b", "rst_gp_b", "rst_ps_b", + "rst_rsm_b", "rst_cfg_b", "rst_load_b"; + power-domains =3D <&cpg>; + device_type =3D "pci"; + #address-cells =3D <3>; + #size-cells =3D <2>; + max-link-speed =3D <2>; + renesas,sysc =3D <&sysc>; + status =3D "disabled"; + + pcie_port0: pcie@0,0 { + reg =3D <0x0 0x0 0x0 0x0 0x0>; + ranges; + device_type =3D "pci"; + vendor-id =3D <0x1912>; + device-id =3D <0x0033>; + #address-cells =3D <3>; + #size-cells =3D <2>; + }; + }; + gic: interrupt-controller@12400000 { compatible =3D "arm,gic-v3"; #interrupt-cells =3D <3>; --=20 2.43.0