From nobody Thu Oct 2 18:23:22 2025 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1C593305973 for ; Fri, 12 Sep 2025 12:24:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679895; cv=none; b=OPeZ+c40gO4lWlk27AiBAg7AkRUNRmDIS9Xml0Ec/2FkmLNM+xIpMEtbbJeq4Kh92xiPmuW8/p0e+8TKIOIkqkc7QdzpcPnBJh453uKfQ4VezmciLMt52DQIcCFJIE2HkDkuktkfEyek4O9ZNBMDk0QcuPfiutAptJYhZwXzrmw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679895; c=relaxed/simple; bh=DTZ92oDJggS1WXGTvAShniZWsehPtBq35lBKawHrEds=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=u3I3YTHqzZaHQeiazvzraZxSvyUL8z7VUe1hHYL72u0wPKtnHX6C+cW/nDDr6aT+gKAqPbG9Z5CE5Dd3a2HOE/5XRN1LQvPPlrzvAdmICjZ2Mu1ti/KeaFeBLr+BirBW3I80+B5DbJX0oxAfd8J6XVR0oWU/PsauK0Bm1hdV4bI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=k0BWut14; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="k0BWut14" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-45df7dc1b98so11084075e9.1 for ; Fri, 12 Sep 2025 05:24:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1757679891; x=1758284691; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uhBb5TBULQ73ztKy/LFHi1E4SeT/YUCkAzOQ9bzmyQY=; b=k0BWut14cEdlOE5f/P1fsmzU7qAy957AK+nRtHTsGXtqRqYw7RmQ6xKJKlx5Ubea0U 7OAgkWKQU/dBkk5iVxvr6kG74qAIeOJ6OYO8B7PzliD4cNClMKLIqSzGscijEDs5Nn6H IFkhTwF9z81Nf1q0FlwJC6vS64lEcPs4zr5B45mVVkG526A1C/pDZVCnC2Yof00cTEN2 q62E8ljxKczSxIYrbvUCrDnZ9C/pkQaCIyEnCOq064VV8RaG1Zd3v2YJkady+zbOn0qB Y9jVe1N1CMBA9DBUWZRshSEOxuePfCZHS19d0thGSgS64+5E5L58VXKVeaG7Xw00R+P6 hHYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757679891; x=1758284691; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=uhBb5TBULQ73ztKy/LFHi1E4SeT/YUCkAzOQ9bzmyQY=; b=Ra6knryGrl5WguP4s9yLQQyKs0VA80JxNrKz7Sl28d3JehViqQnMSAtmaP7EgCYuDi iKHO69gThbnQnxHhe82R8xXqjK5SUzV6AQYIcglYNZNqrEHaiCuAUpKlPadReeHhOksC pgdw0eYUfPeBZRuF4FabQ7k8ymdujceuIyixpyGlijS6dRRfPsZ1U/nEwOTnU/vHuXqU /L3bEaexrJDJTiVRWjM+DlNEJ8PoR7Qe+ZGGj3BcDTUPxmhngGT/XxtXycTr2qvrNpxC ZVL0i/C33ZtH0fYDg0DxatUrennqJCFYMPPSLdpsyabGVOHZvF6e/mCwJFQH5Rf4XWcv z+5A== X-Forwarded-Encrypted: i=1; AJvYcCXBYr0cMrawcK8GdQCFMv8rCTfbbSRYfodmp+YG7kCEY0QkhxCfvDO1C/m3F/BsvZUfLEel9Fq7dR9vaUg=@vger.kernel.org X-Gm-Message-State: AOJu0Yy8i/Gk8dVKebd+szSxJsRgmjVi0DiJecq4cPIAJPatHoWnc2dO WWaH+RABI1/5Gim1G7Lar8nUldWgZgroJrzy9VnwZUljvkxy/UihkxmjhuF24OF+W2A= X-Gm-Gg: ASbGnctw3YUAiEUJbIwn01fIcvbW7f6t2O/eJjDAUEoUy5VMUt0GML5q5Rzja3FdNcu nOIMgTmZKEfBO5wsaMHki30uXguVaQBgIWp4sN2zG8aLSwd51ZOnTk3Sz7U/cZv5Zjjmq9gcYwK Ja545+fEWtFYsY9kuUYv5TeJeRp/i73grVZ+puG0/eqtxizaI+Q7gGkl4z9tbrgpJPT1NvuLalE fvtIAzTOwnXoE4xSsz5tc8xq4B+vnnOG5C1vGe4v20MdMSVRXLqgkrAeiQAhMH05Gv1tODDcmvH fl/KEUzsoxSeFbJnd9hrQfrSzmxloVDhm+ZYBiHQUD5ZTWbUSulW8cXkdvXBKvnp4a9GYcJIG8n 2EjYIoenkT+CmRNzOKAuGUlHMCB++V+/mLzQ3k7H4KiH7Ti4MNLqN X-Google-Smtp-Source: AGHT+IEdsCGPIKWhjDrb8nTKsoB+RPP266NNJEYuJiwA3/+jfsp8I63q6qdDG0T+ECj+N93PbcNdJA== X-Received: by 2002:a05:600c:2282:b0:45e:286:51cf with SMTP id 5b1f17b1804b1-45f211d2470mr30944315e9.16.1757679891116; Fri, 12 Sep 2025 05:24:51 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.153]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607770c2sm6320091f8f.8.2025.09.12.05.24.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Sep 2025 05:24:50 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: bhelgaas@google.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pci@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Claudiu Beznea , Wolfram Sang Subject: [PATCH v4 1/6] dt-bindings: PCI: renesas,r9a08g045s33-pcie: Add documentation for the PCIe IP on Renesas RZ/G3S Date: Fri, 12 Sep 2025 15:24:39 +0300 Message-ID: <20250912122444.3870284-2-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> References: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The PCIe IP available on the Renesas RZ/G3S complies with the PCI Express Base Specification 4.0. It is designed for root complex applications and features a single-lane (x1) implementation. Add documentation for it. Tested-by: Wolfram Sang Signed-off-by: Claudiu Beznea --- Changes in v4: - dropped "s33" string from compatible name - added port node documentation; due to this dropped Rob's Rb tag - reorderded properties - dropped spaces b/w "INT" and "A", "B", "C", "D" in comments Changes in v3: - collected tags - updated the flags of ranges property from example Changes in v2: - update the interrupt names by dropping "int" and "rc" string; due to this the patch description was adjusted - added "interrupt-controller" and made it mandatory - s/clkl1pm/pm/g - dropped the legacy-interrupt-controller node; with this the gic interrupt controller node was dropped as well as it is not needed anymore - updated interrupt-map in example and added interrupt-controller - added clock-names as required property as the pm clock is not handled though PM domains; this will allow the driver to have the option to request the pm clock by its name when implementation will be adjusted to used the pm clock - adjusted the size of dma-ranges to reflect the usage on SMARC module board - moved "renesas,sysc" at the end of the node in example to align with dts coding style .../bindings/pci/renesas,r9a08g045-pcie.yaml | 240 ++++++++++++++++++ 1 file changed, 240 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/renesas,r9a08g045= -pcie.yaml diff --git a/Documentation/devicetree/bindings/pci/renesas,r9a08g045-pcie.y= aml b/Documentation/devicetree/bindings/pci/renesas,r9a08g045-pcie.yaml new file mode 100644 index 000000000000..e2f4ce8df13c --- /dev/null +++ b/Documentation/devicetree/bindings/pci/renesas,r9a08g045-pcie.yaml @@ -0,0 +1,240 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pci/renesas,r9a08g045-pcie.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Renesas RZ/G3S PCIe host controller + +maintainers: + - Claudiu Beznea + +description: + Renesas RZ/G3S PCIe host controller complies with PCIe Base Specification + 4.0 and supports up to 5 GT/s (Gen2). + +properties: + compatible: + const: renesas,r9a08g045-pcie # RZ/G3S + + reg: + maxItems: 1 + + interrupts: + items: + - description: System error interrupt + - description: System error on correctable error interrupt + - description: System error on non-fatal error interrupt + - description: System error on fatal error interrupt + - description: AXI error interrupt + - description: INTA interrupt + - description: INTB interrupt + - description: INTC interrupt + - description: INTD interrupt + - description: MSI interrupt + - description: Link bandwidth interrupt + - description: PME interrupt + - description: DMA interrupt + - description: PCIe event interrupt + - description: Message interrupt + - description: All interrupts + + interrupt-names: + items: + - description: serr + - description: ser_cor + - description: serr_nonfatal + - description: serr_fatal + - description: axi_err + - description: inta + - description: intb + - description: intc + - description: intd + - description: msi + - description: link_bandwidth + - description: pm_pme + - description: dma + - description: pcie_evt + - description: msg + - description: all + + interrupt-controller: true + + clocks: + items: + - description: System clock + - description: PM control clock + + clock-names: + items: + - description: aclk + - description: pm + + resets: + items: + - description: AXI2PCIe Bridge reset + - description: Data link layer/transaction layer reset + - description: Transaction layer (ACLK domain) reset + - description: Transaction layer (PCLK domain) reset + - description: Physical layer reset + - description: Configuration register reset + - description: Configuration register reset + + reset-names: + items: + - description: aresetn + - description: rst_b + - description: rst_gp_b + - description: rst_ps_b + - description: rst_rsm_b + - description: rst_cfg_b + - description: rst_load_b + + power-domains: + maxItems: 1 + + dma-ranges: + description: + A single range for the inbound memory region. + maxItems: 1 + + renesas,sysc: + description: System controller phandle + $ref: /schemas/types.yaml#/definitions/phandle + +patternProperties: + "^pcie@0,[0-0]$": + type: object + allOf: + - $ref: /schemas/pci/pci-device.yaml# + - $ref: /schemas/pci/pci-pci-bridge.yaml# + + properties: + reg: + maxItems: 1 + + vendor-id: + const: 0x1912 + + device-id: + const: 0x0033 + + clocks: + items: + - description: Reference clock + + clock-names: + items: + - const: ref + + required: + - device_type + - vendor-id + - device-id + - clocks + - clock-names + + unevaluatedProperties: false + +required: + - compatible + - reg + - clocks + - clock-names + - resets + - reset-names + - interrupts + - interrupt-names + - interrupt-map + - interrupt-map-mask + - interrupt-controller + - power-domains + - "#address-cells" + - "#size-cells" + - "#interrupt-cells" + - renesas,sysc + +allOf: + - $ref: /schemas/pci/pci-host-bridge.yaml# + +unevaluatedProperties: false + +examples: + - | + #include + #include + + bus { + #address-cells =3D <2>; + #size-cells =3D <2>; + + pcie@11e40000 { + compatible =3D "renesas,r9a08g045-pcie"; + reg =3D <0 0x11e40000 0 0x10000>; + ranges =3D <0x02000000 0 0x30000000 0 0x30000000 0 0x8000000>; + /* Map all possible DRAM ranges (4 GB). */ + dma-ranges =3D <0x42000000 0 0x40000000 0 0x40000000 0x1 0x0>; + bus-range =3D <0x0 0xff>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "serr", "serr_cor", "serr_nonfatal", + "serr_fatal", "axi_err", "inta", + "intb", "intc", "intd", "msi", + "link_bandwidth", "pm_pme", "dma", + "pcie_evt", "msg", "all"; + #interrupt-cells =3D <1>; + interrupt-controller; + interrupt-map-mask =3D <0 0 0 7>; + interrupt-map =3D <0 0 0 1 &pcie 0 0 0 0>, /* INTA */ + <0 0 0 2 &pcie 0 0 0 1>, /* INTB */ + <0 0 0 3 &pcie 0 0 0 2>, /* INTC */ + <0 0 0 4 &pcie 0 0 0 3>; /* INTD */ + clocks =3D <&cpg CPG_MOD R9A08G045_PCI_ACLK>, + <&cpg CPG_MOD R9A08G045_PCI_CLKL1PM>; + clock-names =3D "aclk", "pm"; + resets =3D <&cpg R9A08G045_PCI_ARESETN>, + <&cpg R9A08G045_PCI_RST_B>, + <&cpg R9A08G045_PCI_RST_GP_B>, + <&cpg R9A08G045_PCI_RST_PS_B>, + <&cpg R9A08G045_PCI_RST_RSM_B>, + <&cpg R9A08G045_PCI_RST_CFG_B>, + <&cpg R9A08G045_PCI_RST_LOAD_B>; + reset-names =3D "aresetn", "rst_b", "rst_gp_b", "rst_ps_b", + "rst_rsm_b", "rst_cfg_b", "rst_load_b"; + power-domains =3D <&cpg>; + device_type =3D "pci"; + #address-cells =3D <3>; + #size-cells =3D <2>; + max-link-speed =3D <2>; + renesas,sysc =3D <&sysc>; + status =3D "disabled"; + + pcie_port0: pcie@0,0 { + reg =3D <0x0 0x0 0x0 0x0 0x0>; + ranges; + clocks =3D <&versa3 5>; + clock-names =3D "ref"; + device_type =3D "pci"; + vendor-id =3D <0x1912>; + device-id =3D <0x0033>; + #address-cells =3D <3>; + #size-cells =3D <2>; + }; + }; + }; + +... --=20 2.43.0 From nobody Thu Oct 2 18:23:22 2025 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 18EFC303C91 for ; Fri, 12 Sep 2025 12:24:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679900; cv=none; b=TR8Lpr3bD+0w+0BLxl+7kqURwkpMkTvw+z9coxdhU454JUdrMxDXqTvfry0MkhiEz2IBABEBUgooJQygxWEaTS4QhTS7NcvVEWJvJMKnaXk59FGjG7Y0iOZ70u+KoFX0ieY9eFCeZYREDCQpVkg0i+onfxRqkNxVwxCKOZRhuWA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679900; c=relaxed/simple; bh=3s0EHwQaMOLCRG3o1TI+F8QW4BjbumuDo7Qa6X5WZLQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=H2ZPfmqtWWUO+WYJ1BZat0J8Q4HADHVKOe+YjaZQ4OZ9pQ967kGjM4rHbfALKfdBsDpC7X8NqKitSrJXXUV0Yhztu4HrkSfZEekb5EyUowQsgkIvT2+eeTMrsMpddWqN94QL4X4dfjeRSEqMEnIyE0XLZ+GIIl+hqyJmoV/7K5A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=rMM4ruh1; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="rMM4ruh1" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-3e4aeaa57b9so1663444f8f.1 for ; Fri, 12 Sep 2025 05:24:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1757679893; x=1758284693; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Zm4ZvKGx2i9nxBK34QXSem/ovEtX6WEfYL15RW4vXJ4=; b=rMM4ruh1cQlknznQ5ynsZKVJFcbEy1NT+oO6m8Y4Xl7DmTZiv6CSgBZphQpYPlh9Kx 0Gnuoaij0f5ek3OKIJcObKe+OEUU7lmDK5EA4iIV+4feDUyVBnk6Fj1EAn8lDeB0TeEk Ltglbzg2yAqyRZPxn+/uFyXbpf9o3I9IYzmAktZyq3g8Guk7uS/DHiEurJQSWH2PSV32 HQaHy0NgNBOTF59R1MVIoKx4SVhcDLZB+E93Cc2v97Me+Buu70C39saWPBHsyPTTGoMN wC99feqA3Mpprykb4H2qRODyRV7HBWduebeIIUUhvNoyrIUFRXmmwkQEnkVLzlx5us6J TZWQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757679893; x=1758284693; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Zm4ZvKGx2i9nxBK34QXSem/ovEtX6WEfYL15RW4vXJ4=; b=TL7joz9oW+jUjNsxW+a7f51sjx3Ia66Wvc3jIWjudYbctR46rgPj5KoByGBfvBJ+pv 3fKrGG3zushEeUWwM/Ru0XwJHCen5pF6xmTq5zGy1AnpuuvcDOcENgmGq41NZvo9g73A rul98u1Cx+xZQmITF3G4v+WTXng2HbVAXsKJkb5COcDLoXggntwcQBVC+73vne/Ux0am O+6cz0a1fT8y8L9FFeuR/uq+Jv8wLlDNhJmNzc/yHad7MACKcJ5V7V54a4XzPcsnUBGT 7E6bP3u4Dal8EBp9xAbdi9IaV4MLGc1d80Jo6q0F/gc5tOh/GGR8bgPaniKc/5I5nmlp G0hA== X-Forwarded-Encrypted: i=1; AJvYcCWTqfwE2Mri9dVX5KUn59N9hNFvpXgv0vMJcMFYA8VI0ODPQ+6EKAtC3LRvrhBuB5LHU+mL2X9prSvh8Bo=@vger.kernel.org X-Gm-Message-State: AOJu0YxMUEYJMORBpi33mPxIoNSbjGQ+yIncAG/TIxuhB+NskCdkOWrQ RN/g9UupUPcI/6kUCjjY+MB33okxXWReVP/azd8ZMnEWVYOEV6RTtMB9Jb4frywN6Qc= X-Gm-Gg: ASbGnctW/1D85NFeDjzbwNr9S0VLLahU9i1IQqCTM6W/eEtd/RiCgJSHLlCXBOgaNxE zCCzyRbYRIccpGE2ct3xvLBh3xYuVGpSuqXabaaRZ7xdD0ZItLB/ztox7ts7ZpPRmgoE4zj8Hvr SS/zbvpbCx2eRu0KCZ+8eDM4VS5B3HZJwT2c/dZXLBeRJi7RFiX+lLwRE34MKWIosGN29HwkQl9 V3DwfEhNPQN7ptjZNo2bjaj5jtvd5CzX/DL/7t/vhWX8LOynRLUMAf3tXgRH1LOlh9jUOzuviIH DOWeJRBfY+z18dkoNu6KPQkq3AqL4afsnUpVjUkK4nHxYnCN1AVVMfC9ClMyvlJEdM1rYlnLJpm IW7fH4MrE/F8eIE29gxZQTYRIryX/dwKzMZpJrpxp4NCWZynXDSChnkZijfvSZug= X-Google-Smtp-Source: AGHT+IF21yfUkTo/mZQra5UZpEEwv6JYUO9nRCp+PDkOAhVH/9SNBexYDoEvOQBCORVMp+/m4zBl0w== X-Received: by 2002:adf:edd1:0:b0:3e7:ff60:cace with SMTP id ffacd0b85a97d-3e7ff60cba5mr55934f8f.56.1757679892863; Fri, 12 Sep 2025 05:24:52 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.153]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607770c2sm6320091f8f.8.2025.09.12.05.24.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Sep 2025 05:24:52 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: bhelgaas@google.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pci@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Claudiu Beznea , Wolfram Sang Subject: [PATCH v4 2/6] PCI: rzg3s-host: Add Renesas RZ/G3S SoC host driver Date: Fri, 12 Sep 2025 15:24:40 +0300 Message-ID: <20250912122444.3870284-3-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> References: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The Renesas RZ/G3S features a PCIe IP that complies with the PCI Express Base Specification 4.0 and supports speeds of up to 5 GT/s. It functions only as a root complex, with a single-lane (x1) configuration. The controller includes Type 1 configuration registers, as well as IP specific registers (called AXI registers) required for various adjustments. Hardware manual can be downloaded from the address in the "Link" section. The following steps should be followed to access the manual: 1/ Click the "User Manual" button 2/ Click "Confirm"; this will start downloading an archive 3/ Open the downloaded archive 4/ Navigate to r01uh1014ej*-rzg3s-users-manual-hardware -> Deliverables 5/ Open the file r01uh1014ej*-rzg3s.pdf Link: https://www.renesas.com/en/products/rz-g3s?queryID=3D695cc067c2d89e3f= 271d43656ede4d12 Tested-by: Wolfram Sang Signed-off-by: Claudiu Beznea --- Changes in v4: - updated patch title - drop the option to build the driver as module - make it dependent on IRQ_MSI_LIB and adjust the code to use this library - added code to parse and set PCIe port; moved device ID, vendor ID setup under port configuration; added reference clock setup to the port (which was missed previously); moved the PHY setup on port specific setup function - used of_pci_get_max_link_speed() to get the maximum available link speed from device tree; with this updated the logic that set the max link speed - simplified the logic in rzg3s_pcie_child_issue_request() - set the type of access in rzg3s_pcie_child_write_conf/rzg3s_pcie_child_re= ad_conf() - added comment on rzg3s_pcie_root_write() about the used lock for serializ= ation - added RZG3S_PCI_MSIRCVWMSKL_MASK mask and use it properly to set the MSI size - fixed typos, dropped "link up" log on probe - updated the error message on inbound/outbound window failure setup along with the returning code - used unsigned int type for the counter in for loops from rzg3s_soc_pcie_init_phy() - dropped unnecessary comments - moved msleep(PCIE_RESET_CONFIG_WAIT_MS) in rzg3s_pcie_host_setup() to allow resume path to also benefit of it - drop the power reset de-assert from rzg3s_pcie_resets_prepare(), rename rzg3s_pcie_resets_prepare() into rzg3s_pcie_resets_prepare_and_get() to reflect that rzg3s_pcie_resets_prepare_and_get() only allocate memory for resets and get them; the power resets are now de-asserted outside of rzg3s_pcie_resets_prepare_and_get() - add a comment for pm_runtime_resume_and_get() to reflect it is used to power the clock domain the controller belongs to Changes in v3: - updated patch description with link to the hardware manual and steps to access it - included to solve compilation errors - used devm_mutex_init() - used SZ_4K instead of 4096 - dropped PCIe register defines and used the ones from include/uapi/linux/pci_regs.h; added RZG3S_PCI_CFG_PCIEC as the starting offset of the capabilities to be used before the host bridge is registered - added blank lines around registers and bitfields defines - kept the defines for bitfies in order (from MSB to LSB) - dropped timeout defines (except RZG3S_REQ_ISSUE_TIMEOUT_US) and used the ones from ../pci.h - dropped rzg3s_pcie_link_speed and used defines from=20 include/uapi/linux/pci_regs.h - in rzg3s_pcie_child_write() call directly rzg3s_pcie_child_write_conf() if size is 4 and print the warning message on in the other cases - return NULL in rzg3s_pcie_child_map_bus() and added a comment about it - in rzg3s_pcie_root_write() and rzg3s_soc_pcie_init_phy() added a comment about the setting done on RZG3S_PCI_PERM register - register rzg3s_pcie_msi_free_domains(), rzg3s_pcie_msi_teardown(), rzg3s_pcie_intx_teardown() as devm action or reset functions - used irq_domain_create_linear() for intx domain - added the rzg3s_pcie_power_resets_deassert() helper to de-assert the power domain and wait before doing it - wait PCIE_RESET_CONFIG_WAIT_MS before registering the host - made rzg3s_soc_power_resets[] and rzg3s_soc_cfg_resets[] static - added suppress_bind_attrs =3D true - collected tags Changes in v2: - dropped the references to other RZ SoCs from patch description - dropped the dot at the end of single line comments that are not a sentence - as a result of v2 rework removed unused macros and definitions (e.g. RZG3S_PCI_REQISS_TR_TP1_RD, RZG3S_PCI_REQISS_TR_TP1_WR, enum rzg3s_pcie_cfg_access_type) - dropped driver specific defines that are for generic PCI register offsets and used the generic ones - updated the value of RZG3S_PCI_MSI_INT_NR as on RZ/G3S there are no more than 32 MSIs (v1 value was due to mistake in the HW manual) - added timeout macros to be used by read_poll_timeout() specific functions - re-worked the reset handling part by using reset subsystem specific functions only; with this the struct rzg3s_pcie_soc_data was added; reference to PHY initialization function was added to this structure as well - dropped devres_group_id as the issue it tried to address will now be fixed in platform bus code (v2 posted [2]) - use 80 columns alignment - updated function name in the idea of using names similar to what is used in other drivers - added rzg3s_pcie_root_ops and rzg3s_pcie_child_ops and populate bridge->ops, bridge->child_ops with it; from probe: + bridge->ops =3D &rzg3s_pcie_root_ops; + bridge->child_ops =3D &rzg3s_pcie_child_ops; - print a warning for 32 bit accesses (based on the value of bus->unsafe_warn as done in the common code) - dropped dev_dbg() in read/write functions - added HW manual revision identifier in comments that points to the statements from manual - reworked the rzg3s_pcie_intx_setup() as the legacy interrupt DT node is not used anymore - in rzg3s_pcie_config_init() do not hardcode anymore the primary bus, secondary bus, subordinate bus but get this information from device tree and update HW registers accordingly - dropped rzg3s_pcie_remove() and added rzg3s_pcie_host_remove_action() to be used as a devm action or reset function - s/rzg3s_pcie_suspend/rzg3s_pcie_suspend_noirq, s/rzg3s_pcie_resume/rzg3s_pcie_resume_noirq - dropped DEFINE_NOIRQ_DEV_PM_OPS() - updated driver name (rzg3s-pcie-host) to reflect it is for RZ/G3S=20 [2] https://lore.kernel.org/all/20250526122054.65532-2-claudiu.beznea.uj@bp= .renesas.com MAINTAINERS | 8 + drivers/pci/controller/Kconfig | 8 + drivers/pci/controller/Makefile | 1 + drivers/pci/controller/pcie-rzg3s-host.c | 1792 ++++++++++++++++++++++ 4 files changed, 1809 insertions(+) create mode 100644 drivers/pci/controller/pcie-rzg3s-host.c diff --git a/MAINTAINERS b/MAINTAINERS index 135c03ac1bb0..d33deeeb981c 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -19844,6 +19844,14 @@ S: Maintained F: drivers/pci/controller/dwc/pcie-qcom-common.c F: drivers/pci/controller/dwc/pcie-qcom.c =20 +PCIE DRIVER FOR RENESAS RZ/G3S SERIES +M: Claudiu Beznea +L: linux-pci@vger.kernel.org +L: linux-renesas-soc@vger.kernel.org +S: Supported +F: Documentation/devicetree/bindings/pci/renesas,r9a08g045-pcie.yaml +F: drivers/pci/controller/pcie-rzg3s-host.c + PCIE DRIVER FOR ROCKCHIP M: Shawn Lin L: linux-pci@vger.kernel.org diff --git a/drivers/pci/controller/Kconfig b/drivers/pci/controller/Kconfig index 41748d083b93..8732bafbbcd7 100644 --- a/drivers/pci/controller/Kconfig +++ b/drivers/pci/controller/Kconfig @@ -266,6 +266,14 @@ config PCI_RCAR_GEN2 There are 3 internal PCI controllers available with a single built-in EHCI/OHCI host controller present on each one. =20 +config PCIE_RENESAS_RZG3S_HOST + bool "Renesas RZ/G3S PCIe host controller" + depends on ARCH_RENESAS || COMPILE_TEST + select MFD_SYSCON + select IRQ_MSI_LIB + help + Say Y here if you want PCIe host controller support on Renesas RZ/G3S S= oC. + config PCIE_ROCKCHIP bool depends on PCI diff --git a/drivers/pci/controller/Makefile b/drivers/pci/controller/Makef= ile index 038ccbd9e3ba..229929a945c2 100644 --- a/drivers/pci/controller/Makefile +++ b/drivers/pci/controller/Makefile @@ -10,6 +10,7 @@ obj-$(CONFIG_PCI_TEGRA) +=3D pci-tegra.o obj-$(CONFIG_PCI_RCAR_GEN2) +=3D pci-rcar-gen2.o obj-$(CONFIG_PCIE_RCAR_HOST) +=3D pcie-rcar.o pcie-rcar-host.o obj-$(CONFIG_PCIE_RCAR_EP) +=3D pcie-rcar.o pcie-rcar-ep.o +obj-$(CONFIG_PCIE_RENESAS_RZG3S_HOST) +=3D pcie-rzg3s-host.o obj-$(CONFIG_PCI_HOST_COMMON) +=3D pci-host-common.o obj-$(CONFIG_PCI_HOST_GENERIC) +=3D pci-host-generic.o obj-$(CONFIG_PCI_HOST_THUNDER_ECAM) +=3D pci-thunder-ecam.o diff --git a/drivers/pci/controller/pcie-rzg3s-host.c b/drivers/pci/control= ler/pcie-rzg3s-host.c new file mode 100644 index 000000000000..6acce37b79d0 --- /dev/null +++ b/drivers/pci/controller/pcie-rzg3s-host.c @@ -0,0 +1,1792 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * PCIe driver for Renesas RZ/G3S SoCs + * + * Copyright (C) 2025 Renesas Electronics Corp. + * + * Based on: + * drivers/pci/controller/pcie-rcar-host.c + * Copyright (C) 2009 - 2011 Paul Mundt + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "../pci.h" + +/* AXI registers */ +#define RZG3S_PCI_REQDATA(id) (0x80 + (id) * 0x4) +#define RZG3S_PCI_REQRCVDAT 0x8c + +#define RZG3S_PCI_REQADR1 0x90 +#define RZG3S_PCI_REQADR1_BUS GENMASK(31, 24) +#define RZG3S_PCI_REQADR1_DEV GENMASK(23, 19) +#define RZG3S_PCI_REQADR1_FUNC GENMASK(18, 16) +#define RZG3S_PCI_REQADR1_REG GENMASK(11, 0) + +#define RZG3S_PCI_REQBE 0x98 +#define RZG3S_PCI_REQBE_BYTE_EN GENMASK(3, 0) + +#define RZG3S_PCI_REQISS 0x9c +#define RZG3S_PCI_REQISS_MOR_STATUS GENMASK(18, 16) +#define RZG3S_PCI_REQISS_TR_TYPE GENMASK(11, 8) +#define RZG3S_PCI_REQISS_TR_TP0_RD FIELD_PREP(RZG3S_PCI_REQISS_TR_TYPE, 0= x4) +#define RZG3S_PCI_REQISS_TR_TP0_WR FIELD_PREP(RZG3S_PCI_REQISS_TR_TYPE, 0= x5) +#define RZG3S_PCI_REQISS_TR_TP1_RD FIELD_PREP(RZG3S_PCI_REQISS_TR_TYPE, 0= x6) +#define RZG3S_PCI_REQISS_TR_TP1_WR FIELD_PREP(RZG3S_PCI_REQISS_TR_TYPE, 0= x7) +#define RZG3S_PCI_REQISS_REQ_ISSUE BIT(0) + +#define RZG3S_PCI_MSIRCVWADRL 0x100 +#define RZG3S_PCI_MSIRCVWADRL_MSG_DATA_ENA BIT(1) +#define RZG3S_PCI_MSIRCVWADRL_ENA BIT(0) + +#define RZG3S_PCI_MSIRCVWADRU 0x104 + +#define RZG3S_PCI_MSIRCVWMSKL 0x108 +#define RZG3S_PCI_MSIRCVWMSKL_MASK GENMASK(31, 2) + +#define RZG3S_PCI_MSIRCVWMSKU 0x10c + +#define RZG3S_PCI_PINTRCVIE 0x110 +#define RZG3S_PCI_PINTRCVIE_INTX(i) BIT(i) +#define RZG3S_PCI_PINTRCVIE_MSI BIT(4) + +#define RZG3S_PCI_PINTRCVIS 0x114 +#define RZG3S_PCI_PINTRCVIS_INTX(i) BIT(i) +#define RZG3S_PCI_PINTRCVIS_MSI BIT(4) + +#define RZG3S_PCI_MSGRCVIE 0x120 +#define RZG3S_PCI_MSGRCVIE_MSG_RCV BIT(24) + +#define RZG3S_PCI_MSGRCVIS 0x124 +#define RZG3S_PCI_MSGRCVIS_MRI BIT(24) + +#define RZG3S_PCI_PEIE0 0x200 + +#define RZG3S_PCI_PEIS0 0x204 +#define RZG3S_PCI_PEIS0_RX_DLLP_PM_ENTER BIT(12) +#define RZG3S_PCI_PEIS0_DL_UPDOWN BIT(9) + +#define RZG3S_PCI_PEIE1 0x208 +#define RZG3S_PCI_PEIS1 0x20c +#define RZG3S_PCI_AMEIE 0x210 +#define RZG3S_PCI_AMEIS 0x214 +#define RZG3S_PCI_ASEIE1 0x220 +#define RZG3S_PCI_ASEIS1 0x224 + +#define RZG3S_PCI_PCSTAT1 0x408 +#define RZG3S_PCI_PCSTAT1_LTSSM_STATE GENMASK(14, 10) +#define RZG3S_PCI_PCSTAT1_DL_DOWN_STS BIT(0) + +#define RZG3S_PCI_PCCTRL2 0x410 +#define RZG3S_PCI_PCCTRL2_LS_CHG GENMASK(9, 8) +#define RZG3S_PCI_PCCTRL2_LS_CHG_REQ BIT(0) + +#define RZG3S_PCI_PCSTAT2 0x414 +#define RZG3S_PCI_PCSTAT2_LS_CHG_DONE BIT(28) +#define RZG3S_PCI_PCSTAT2_STATE_RX_DETECT GENMASK(15, 8) +#define RZG3S_PCI_PCSTAT2_SDRIRE GENMASK(7, 1) + +#define RZG3S_PCI_PERM 0x300 +#define RZG3S_PCI_PERM_CFG_HWINIT_EN BIT(2) +#define RZG3S_PCI_PERM_PIPE_PHY_REG_EN BIT(1) + +#define RZG3S_PCI_MSIRE(id) (0x600 + (id) * 0x10) +#define RZG3S_PCI_MSIRE_ENA BIT(0) + +#define RZG3S_PCI_MSIRM(id) (0x608 + (id) * 0x10) +#define RZG3S_PCI_MSIRS(id) (0x60c + (id) * 0x10) + +#define RZG3S_PCI_AWBASEL(id) (0x1000 + (id) * 0x20) +#define RZG3S_PCI_AWBASEL_WIN_ENA BIT(0) + +#define RZG3S_PCI_AWBASEU(id) (0x1004 + (id) * 0x20) +#define RZG3S_PCI_AWMASKL(id) (0x1008 + (id) * 0x20) +#define RZG3S_PCI_AWMASKU(id) (0x100c + (id) * 0x20) +#define RZG3S_PCI_ADESTL(id) (0x1010 + (id) * 0x20) +#define RZG3S_PCI_ADESTU(id) (0x1014 + (id) * 0x20) + +#define RZG3S_PCI_PWBASEL(id) (0x1100 + (id) * 0x20) +#define RZG3S_PCI_PWBASEL_ENA BIT(0) + +#define RZG3S_PCI_PWBASEU(id) (0x1104 + (id) * 0x20) +#define RZG3S_PCI_PDESTL(id) (0x1110 + (id) * 0x20) +#define RZG3S_PCI_PDESTU(id) (0x1114 + (id) * 0x20) +#define RZG3S_PCI_PWMASKL(id) (0x1108 + (id) * 0x20) +#define RZG3S_PCI_PWMASKU(id) (0x110c + (id) * 0x20) + +/* PHY control registers */ +#define RZG3S_PCI_PHY_XCFGD(id) (0x2000 + (id) * 0x10) +#define RZG3S_PCI_PHY_XCFGD_NUM 39 + +#define RZG3S_PCI_PHY_XCFGA_CMN(id) (0x2400 + (id) * 0x10) +#define RZG3S_PCI_PHY_XCFGA_CMN_NUM 16 + +#define RZG3S_PCI_PHY_XCFGA_RX(id) (0x2500 + (id) * 0x10) +#define RZG3S_PCI_PHY_XCFGA_RX_NUM 13 + +#define RZG3S_PCI_PHY_XCFGA_TX 0x25d0 + +#define RZG3S_PCI_PHY_XCFG_CTRL 0x2a20 +#define RZG3S_PCI_PHY_XCFG_CTRL_PHYREG_SEL BIT(0) + +/* PCIe registers */ +#define RZG3S_PCI_CFG_BASE 0x6000 +#define RZG3S_PCI_CFG_BARMSK00L 0xa0 +#define RZG3S_PCI_CFG_BARMSK00U 0xa4 + +#define RZG3S_PCI_CFG_PCIEC 0x60 + +/* System controller registers */ +#define RZG3S_SYS_PCIE_RST_RSM_B 0xd74 +#define RZG3S_SYS_PCIE_RST_RSM_B_MASK BIT(0) + +/* Maximum number of windows */ +#define RZG3S_MAX_WINDOWS 8 + +/* Number of MSI interrupts per register */ +#define RZG3S_PCI_MSI_INT_PER_REG 32 +/* The number of MSI interrupts */ +#define RZG3S_PCI_MSI_INT_NR RZG3S_PCI_MSI_INT_PER_REG + +/* Timeouts experimentally determined. */ +#define RZG3S_REQ_ISSUE_TIMEOUT_US 2500 + +/** + * struct rzg3s_pcie_msi - RZ/G3S PCIe MSI data structure + * @domain: IRQ domain + * @map: bitmap with the allocated MSIs + * @dma_addr: address of the allocated MSI window + * @window_base: base address of the MSI window + * @pages: allocated pages for MSI window mapping + * @map_lock: lock for bitmap with the allocated MSIs + */ +struct rzg3s_pcie_msi { + struct irq_domain *domain; + DECLARE_BITMAP(map, RZG3S_PCI_MSI_INT_NR); + dma_addr_t dma_addr; + dma_addr_t window_base; + unsigned long pages; + struct mutex map_lock; +}; + +struct rzg3s_pcie_host; + +/** + * struct rzg3s_pcie_soc_data - SoC specific data + * @init_phy: PHY initialization function + * @power_resets: array with the resets that need to be de-asserted after + * power-on + * @cfg_resets: array with the resets that need to be de-asserted after + * configuration + * @num_power_resets: number of power resets + * @num_cfg_resets: number of configuration resets + */ +struct rzg3s_pcie_soc_data { + int (*init_phy)(struct rzg3s_pcie_host *host); + const char * const *power_resets; + const char * const *cfg_resets; + u8 num_power_resets; + u8 num_cfg_resets; +}; + +/** + * struct rzg3s_pcie_port - RZ/G3S PCIe Root port data structure + * @refclk: PCIe reference clock + * @vendor_id: Vendor ID + * @device_id: Device ID + */ +struct rzg3s_pcie_port { + struct clk *refclk; + u32 vendor_id; + u32 device_id; +}; + +/** + * struct rzg3s_pcie_host - RZ/G3S PCIe data structure + * @axi: base address for AXI registers + * @pcie: base address for PCIe registers + * @dev: struct device + * @power_resets: reset control signals that should be set after power up + * @cfg_resets: reset control signals that should be set after configurati= on + * @sysc: SYSC regmap + * @intx_domain: INTx IRQ domain + * @data: SoC specific data + * @msi: MSI data structure + * @hw_lock: lock for access to the HW resources + * @intx_irqs: INTx interrupts + * @max_link_speed: maximum supported link speed + * @port: PCIe Root port + */ +struct rzg3s_pcie_host { + void __iomem *axi; + void __iomem *pcie; + struct device *dev; + struct reset_control_bulk_data *power_resets; + struct reset_control_bulk_data *cfg_resets; + struct regmap *sysc; + struct irq_domain *intx_domain; + const struct rzg3s_pcie_soc_data *data; + struct rzg3s_pcie_msi msi; + raw_spinlock_t hw_lock; + int intx_irqs[PCI_NUM_INTX]; + int max_link_speed; + struct rzg3s_pcie_port port; +}; + +#define rzg3s_msi_to_host(_msi) container_of(_msi, struct rzg3s_pcie_host,= msi) + +static void rzg3s_pcie_update_bits(void __iomem *base, u32 offset, u32 mas= k, + u32 val) +{ + u32 tmp; + + tmp =3D readl(base + offset); + tmp &=3D ~mask; + tmp |=3D val & mask; + writel(tmp, base + offset); +} + +static int rzg3s_pcie_child_issue_request(struct rzg3s_pcie_host *host) +{ + u32 val; + int ret; + + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_REQISS, + RZG3S_PCI_REQISS_REQ_ISSUE, + RZG3S_PCI_REQISS_REQ_ISSUE); + ret =3D readl_poll_timeout_atomic(host->axi + RZG3S_PCI_REQISS, val, + !(val & RZG3S_PCI_REQISS_REQ_ISSUE), + 5, RZG3S_REQ_ISSUE_TIMEOUT_US); + + if (val & RZG3S_PCI_REQISS_MOR_STATUS) + return -EIO; + + return ret; +} + +static int rzg3s_pcie_child_read_conf(struct rzg3s_pcie_host *host, + struct pci_bus *bus, + unsigned int devfn, int where, + u32 *data) +{ + bool type0 =3D pci_is_root_bus(bus->parent) ? true : false; + int ret; + + bus->ops->map_bus(bus, devfn, where); + + /* Set the type of request */ + writel(type0 ? RZG3S_PCI_REQISS_TR_TP0_RD : RZG3S_PCI_REQISS_TR_TP1_RD, + host->axi + RZG3S_PCI_REQISS); + + /* Issue the request and wait to finish */ + ret =3D rzg3s_pcie_child_issue_request(host); + if (ret) + return PCIBIOS_SET_FAILED; + + /* Read the data */ + *data =3D readl(host->axi + RZG3S_PCI_REQRCVDAT); + + return PCIBIOS_SUCCESSFUL; +} + +/* Serialization is provided by 'pci_lock' in drivers/pci/access.c */ +static int rzg3s_pcie_child_read(struct pci_bus *bus, unsigned int devfn, + int where, int size, u32 *val) +{ + struct rzg3s_pcie_host *host =3D bus->sysdata; + int ret; + + ret =3D rzg3s_pcie_child_read_conf(host, bus, devfn, where, val); + if (ret !=3D PCIBIOS_SUCCESSFUL) + return ret; + + if (size <=3D 2) + *val =3D (*val >> (8 * (where & 3))) & ((1 << (size * 8)) - 1); + + return PCIBIOS_SUCCESSFUL; +} + +static int rzg3s_pcie_child_write_conf(struct rzg3s_pcie_host *host, + struct pci_bus *bus, + unsigned int devfn, int where, + u32 data) +{ + bool type0 =3D pci_is_root_bus(bus->parent) ? true : false; + int ret; + + bus->ops->map_bus(bus, devfn, where); + + /* Set the write data */ + writel(0, host->axi + RZG3S_PCI_REQDATA(0)); + writel(0, host->axi + RZG3S_PCI_REQDATA(1)); + writel(data, host->axi + RZG3S_PCI_REQDATA(2)); + + /* Set the type of request */ + writel(type0 ? RZG3S_PCI_REQISS_TR_TP0_WR : RZG3S_PCI_REQISS_TR_TP1_WR, + host->axi + RZG3S_PCI_REQISS); + + /* Issue the request and wait to finish */ + ret =3D rzg3s_pcie_child_issue_request(host); + if (ret) + return PCIBIOS_SET_FAILED; + + return PCIBIOS_SUCCESSFUL; +} + +/* Serialization is provided by 'pci_lock' in drivers/pci/access.c */ +static int rzg3s_pcie_child_write(struct pci_bus *bus, unsigned int devfn, + int where, int size, u32 val) +{ + struct rzg3s_pcie_host *host =3D bus->sysdata; + u32 data, shift; + int ret; + + if (size =3D=3D 4) + return rzg3s_pcie_child_write_conf(host, bus, devfn, where, val); + + /* + * Controller does 32 bit accesses. To do byte accesses software need + * to do read/modify/write. This may have potential side effects. For + * example, software may perform a 16-bit write. If the hardware only + * supports 32-bit accesses, we must do a 32-bit read, merge in the 16 + * bits we intend to write, followed by a 32-bit write. If the 16 bits + * we *don't* intend to write happen to have any RW1C + * (write-one-to-clear) bits set, we just inadvertently cleared + * something we shouldn't have. + */ + if (!bus->unsafe_warn) { + dev_warn(&bus->dev, "%d-byte config write to %04x:%02x:%02x.%d offset %#= x may corrupt adjacent RW1C bits\n", + size, pci_domain_nr(bus), bus->number, + PCI_SLOT(devfn), PCI_FUNC(devfn), where); + bus->unsafe_warn =3D 1; + } + + ret =3D rzg3s_pcie_child_read_conf(host, bus, devfn, where, &data); + if (ret !=3D PCIBIOS_SUCCESSFUL) + return ret; + + if (size =3D=3D 1) { + shift =3D BITS_PER_BYTE * (where & 3); + data &=3D ~(0xff << shift); + data |=3D ((val & 0xff) << shift); + } else if (size =3D=3D 2) { + shift =3D BITS_PER_BYTE * (where & 2); + data &=3D ~(0xffff << shift); + data |=3D ((val & 0xffff) << shift); + } else { + data =3D val; + } + + return rzg3s_pcie_child_write_conf(host, bus, devfn, where, data); +} + +static void __iomem *rzg3s_pcie_child_map_bus(struct pci_bus *bus, + unsigned int devfn, + int where) +{ + struct rzg3s_pcie_host *host =3D bus->sysdata; + unsigned int dev, func, reg; + + dev =3D PCI_SLOT(devfn); + func =3D PCI_FUNC(devfn); + reg =3D where & ~0x3; + + /* Set the destination */ + writel(FIELD_PREP(RZG3S_PCI_REQADR1_BUS, bus->number) | + FIELD_PREP(RZG3S_PCI_REQADR1_DEV, dev) | + FIELD_PREP(RZG3S_PCI_REQADR1_FUNC, func) | + FIELD_PREP(RZG3S_PCI_REQADR1_REG, reg), + host->axi + RZG3S_PCI_REQADR1); + + /* Set byte enable */ + writel(RZG3S_PCI_REQBE_BYTE_EN, host->axi + RZG3S_PCI_REQBE); + + /* + * rzg3s_pcie_child_map_bus() is used to configure the controller before + * executing requests. It is called only within this driver and not + * through subsystem calls. Since it does not return an address that + * needs to be used later, return NULL. + */ + return NULL; +} + +static struct pci_ops rzg3s_pcie_child_ops =3D { + .read =3D rzg3s_pcie_child_read, + .write =3D rzg3s_pcie_child_write, + .map_bus =3D rzg3s_pcie_child_map_bus, +}; + +static void __iomem *rzg3s_pcie_root_map_bus(struct pci_bus *bus, + unsigned int devfn, + int where) +{ + struct rzg3s_pcie_host *host =3D bus->sysdata; + + if (devfn) + return NULL; + + return host->pcie + where; +} + +/* Serialization is provided by 'pci_lock' in drivers/pci/access.c */ +static int rzg3s_pcie_root_write(struct pci_bus *bus, unsigned int devfn, + int where, int size, u32 val) +{ + struct rzg3s_pcie_host *host =3D bus->sysdata; + + /* Enable access control to the CFGU */ + writel(RZG3S_PCI_PERM_CFG_HWINIT_EN, host->axi + RZG3S_PCI_PERM); + + pci_generic_config_write(bus, devfn, where, size, val); + + /* Disable access control to the CFGU */ + writel(0, host->axi + RZG3S_PCI_PERM); + + return PCIBIOS_SUCCESSFUL; +} + +static struct pci_ops rzg3s_pcie_root_ops =3D { + .read =3D pci_generic_config_read, + .write =3D rzg3s_pcie_root_write, + .map_bus =3D rzg3s_pcie_root_map_bus, +}; + +static void rzg3s_pcie_intx_irq_handler(struct irq_desc *desc) +{ + struct rzg3s_pcie_host *host =3D irq_desc_get_handler_data(desc); + struct irq_chip *chip =3D irq_desc_get_chip(desc); + unsigned int irq =3D irq_desc_get_irq(desc); + u32 intx =3D irq - host->intx_irqs[0]; + + chained_irq_enter(chip, desc); + generic_handle_domain_irq(host->intx_domain, intx); + chained_irq_exit(chip, desc); +} + +static irqreturn_t rzg3s_pcie_msi_irq(int irq, void *data) +{ + u8 regs =3D RZG3S_PCI_MSI_INT_NR / RZG3S_PCI_MSI_INT_PER_REG; + DECLARE_BITMAP(bitmap, RZG3S_PCI_MSI_INT_NR); + struct rzg3s_pcie_host *host =3D data; + struct rzg3s_pcie_msi *msi =3D &host->msi; + unsigned long bit; + u32 status; + + status =3D readl(host->axi + RZG3S_PCI_PINTRCVIS); + if (!(status & RZG3S_PCI_PINTRCVIS_MSI)) + return IRQ_NONE; + + /* Clear the MSI */ + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_PINTRCVIS, + RZG3S_PCI_PINTRCVIS_MSI, + RZG3S_PCI_PINTRCVIS_MSI); + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_MSGRCVIS, + RZG3S_PCI_MSGRCVIS_MRI, RZG3S_PCI_MSGRCVIS_MRI); + + for (u8 reg_id =3D 0; reg_id < regs; reg_id++) { + status =3D readl(host->axi + RZG3S_PCI_MSIRS(reg_id)); + bitmap_write(bitmap, status, reg_id * RZG3S_PCI_MSI_INT_PER_REG, + RZG3S_PCI_MSI_INT_PER_REG); + } + + for_each_set_bit(bit, bitmap, RZG3S_PCI_MSI_INT_NR) { + int ret; + + ret =3D generic_handle_domain_irq(msi->domain, bit); + if (ret) { + u8 reg_bit =3D bit % RZG3S_PCI_MSI_INT_PER_REG; + u8 reg_id =3D bit / RZG3S_PCI_MSI_INT_PER_REG; + + /* Unknown MSI, just clear it */ + writel(BIT(reg_bit), + host->axi + RZG3S_PCI_MSIRS(reg_id)); + } + } + + return IRQ_HANDLED; +} + +static void rzg3s_pcie_msi_irq_ack(struct irq_data *d) +{ + struct rzg3s_pcie_msi *msi =3D irq_data_get_irq_chip_data(d); + struct rzg3s_pcie_host *host =3D rzg3s_msi_to_host(msi); + u8 reg_bit =3D d->hwirq % RZG3S_PCI_MSI_INT_PER_REG; + u8 reg_id =3D d->hwirq / RZG3S_PCI_MSI_INT_PER_REG; + + guard(raw_spinlock_irqsave)(&host->hw_lock); + + writel(BIT(reg_bit), host->axi + RZG3S_PCI_MSIRS(reg_id)); +} + +static void rzg3s_pcie_msi_irq_mask(struct irq_data *d) +{ + struct rzg3s_pcie_msi *msi =3D irq_data_get_irq_chip_data(d); + struct rzg3s_pcie_host *host =3D rzg3s_msi_to_host(msi); + u8 reg_bit =3D d->hwirq % RZG3S_PCI_MSI_INT_PER_REG; + u8 reg_id =3D d->hwirq / RZG3S_PCI_MSI_INT_PER_REG; + + guard(raw_spinlock_irqsave)(&host->hw_lock); + + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_MSIRM(reg_id), BIT(reg_bit), + BIT(reg_bit)); +} + +static void rzg3s_pcie_msi_irq_unmask(struct irq_data *d) +{ + struct rzg3s_pcie_msi *msi =3D irq_data_get_irq_chip_data(d); + struct rzg3s_pcie_host *host =3D rzg3s_msi_to_host(msi); + u8 reg_bit =3D d->hwirq % RZG3S_PCI_MSI_INT_PER_REG; + u8 reg_id =3D d->hwirq / RZG3S_PCI_MSI_INT_PER_REG; + + guard(raw_spinlock_irqsave)(&host->hw_lock); + + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_MSIRM(reg_id), BIT(reg_bit), + 0); +} + +static void rzg3s_pcie_irq_compose_msi_msg(struct irq_data *data, + struct msi_msg *msg) +{ + struct rzg3s_pcie_msi *msi =3D irq_data_get_irq_chip_data(data); + struct rzg3s_pcie_host *host =3D rzg3s_msi_to_host(msi); + u32 drop_mask =3D RZG3S_PCI_MSIRCVWADRL_ENA | + RZG3S_PCI_MSIRCVWADRL_MSG_DATA_ENA; + u32 lo, hi; + + /* + * Enable and msg data enable bits are part of the address lo. Drop + * them. + */ + lo =3D readl(host->axi + RZG3S_PCI_MSIRCVWADRL) & ~drop_mask; + hi =3D readl(host->axi + RZG3S_PCI_MSIRCVWADRU); + + msg->address_lo =3D lo; + msg->address_hi =3D hi; + msg->data =3D data->hwirq; +} + +static struct irq_chip rzg3s_pcie_msi_bottom_chip =3D { + .name =3D "rzg3s-pcie-msi", + .irq_ack =3D rzg3s_pcie_msi_irq_ack, + .irq_mask =3D rzg3s_pcie_msi_irq_mask, + .irq_unmask =3D rzg3s_pcie_msi_irq_unmask, + .irq_compose_msi_msg =3D rzg3s_pcie_irq_compose_msi_msg, +}; + +static int rzg3s_pcie_msi_domain_alloc(struct irq_domain *domain, + unsigned int virq, unsigned int nr_irqs, + void *args) +{ + struct rzg3s_pcie_msi *msi =3D domain->host_data; + int hwirq; + + scoped_guard(mutex, &msi->map_lock) { + hwirq =3D bitmap_find_free_region(msi->map, RZG3S_PCI_MSI_INT_NR, + order_base_2(nr_irqs)); + } + + if (hwirq < 0) + return -ENOSPC; + + for (unsigned int i =3D 0; i < nr_irqs; i++) { + irq_domain_set_info(domain, virq + i, hwirq + i, + &rzg3s_pcie_msi_bottom_chip, + domain->host_data, handle_edge_irq, NULL, + NULL); + } + + return 0; +} + +static void rzg3s_pcie_msi_domain_free(struct irq_domain *domain, + unsigned int virq, unsigned int nr_irqs) +{ + struct irq_data *d =3D irq_domain_get_irq_data(domain, virq); + struct rzg3s_pcie_msi *msi =3D domain->host_data; + + guard(mutex)(&msi->map_lock); + + bitmap_release_region(msi->map, d->hwirq, order_base_2(nr_irqs)); +} + +static const struct irq_domain_ops rzg3s_pcie_msi_domain_ops =3D { + .alloc =3D rzg3s_pcie_msi_domain_alloc, + .free =3D rzg3s_pcie_msi_domain_free, +}; + +#define RZG3S_PCIE_MSI_FLAGS_REQUIRED (MSI_FLAG_USE_DEF_DOM_OPS | \ + MSI_FLAG_USE_DEF_CHIP_OPS | \ + MSI_FLAG_NO_AFFINITY | \ + MSI_FLAG_PCI_MSI_MASK_PARENT) + +#define RZG3S_PCIE_MSI_FLAGS_SUPPORTED (MSI_FLAG_MULTI_PCI_MSI | \ + MSI_GENERIC_FLAGS_MASK) + +static const struct msi_parent_ops rzg3s_pcie_msi_parent_ops =3D { + .required_flags =3D RZG3S_PCIE_MSI_FLAGS_REQUIRED, + .supported_flags =3D RZG3S_PCIE_MSI_FLAGS_SUPPORTED, + .bus_select_token =3D DOMAIN_BUS_PCI_MSI, + .chip_flags =3D MSI_CHIP_FLAG_SET_ACK, + .prefix =3D "RZG3S-", + .init_dev_msi_info =3D msi_lib_init_dev_msi_info, +}; + +static int rzg3s_pcie_msi_allocate_domains(struct rzg3s_pcie_msi *msi) +{ + struct rzg3s_pcie_host *host =3D rzg3s_msi_to_host(msi); + struct device *dev =3D host->dev; + struct irq_domain_info info =3D { + .fwnode =3D dev_fwnode(dev), + .ops =3D &rzg3s_pcie_msi_domain_ops, + .size =3D RZG3S_PCI_MSI_INT_NR, + .host_data =3D msi, + }; + + msi->domain =3D msi_create_parent_irq_domain(&info, + &rzg3s_pcie_msi_parent_ops); + if (!msi->domain) + return dev_err_probe(dev, -ENOMEM, + "failed to create IRQ domain\n"); + + return 0; +} + +static int rzg3s_pcie_msi_hw_setup(struct rzg3s_pcie_host *host) +{ + u8 regs =3D RZG3S_PCI_MSI_INT_NR / RZG3S_PCI_MSI_INT_PER_REG; + struct rzg3s_pcie_msi *msi =3D &host->msi; + + /* + * Set MSI window size. HW will set the window to + * RZG3S_PCI_MSI_INT_NR * 4 bytes. + */ + writel(FIELD_PREP(RZG3S_PCI_MSIRCVWMSKL_MASK, RZG3S_PCI_MSI_INT_NR - 1), + host->axi + RZG3S_PCI_MSIRCVWMSKL); + + /* Set MSI window address and enable MSI window */ + writel(upper_32_bits(msi->window_base), + host->axi + RZG3S_PCI_MSIRCVWADRU); + writel(lower_32_bits(msi->window_base) | RZG3S_PCI_MSIRCVWADRL_ENA | + RZG3S_PCI_MSIRCVWADRL_MSG_DATA_ENA, + host->axi + RZG3S_PCI_MSIRCVWADRL); + + /* Set MSI receive enable */ + for (u8 reg_id =3D 0; reg_id < regs; reg_id++) { + writel(RZG3S_PCI_MSIRE_ENA, + host->axi + RZG3S_PCI_MSIRE(reg_id)); + } + + /* Enable message receive interrupts */ + writel(RZG3S_PCI_MSGRCVIE_MSG_RCV, host->axi + RZG3S_PCI_MSGRCVIE); + + /* Enable MSI */ + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_PINTRCVIE, + RZG3S_PCI_PINTRCVIE_MSI, + RZG3S_PCI_PINTRCVIE_MSI); + + return 0; +} + +static int rzg3s_pcie_msi_setup(struct rzg3s_pcie_host *host) +{ + size_t size =3D RZG3S_PCI_MSI_INT_NR * sizeof(u32); + struct rzg3s_pcie_msi *msi =3D &host->msi; + struct device *dev =3D host->dev; + int id, ret; + + msi->pages =3D __get_free_pages(GFP_KERNEL | GFP_DMA, 0); + if (!msi->pages) + return -ENOMEM; + + msi->dma_addr =3D dma_map_single(dev, (void *)msi->pages, size * 2, + DMA_BIDIRECTIONAL); + if (dma_mapping_error(dev, msi->dma_addr)) { + ret =3D -ENOMEM; + goto free_pages; + } + + /* + * According to the RZ/G3S HW manual (Rev.1.10, section 34.4.5.2 Setting + * the MSI Window) the MSI window needs to fall within one of the + * enabled AXI windows. Find an enabled AXI window to setup the MSI + * window. + */ + for (id =3D 0; id < RZG3S_MAX_WINDOWS; id++) { + u64 base, basel, baseu; + u64 mask, maskl, masku; + + basel =3D readl(host->axi + RZG3S_PCI_AWBASEL(id)); + /* Skip checking this AXI window if it's not enabled */ + if (!(basel & RZG3S_PCI_AWBASEL_WIN_ENA)) + continue; + + baseu =3D readl(host->axi + RZG3S_PCI_AWBASEU(id)); + base =3D baseu << 32 | basel; + + maskl =3D readl(host->axi + RZG3S_PCI_AWMASKL(id)); + masku =3D readl(host->axi + RZG3S_PCI_AWMASKU(id)); + mask =3D masku << 32 | maskl; + + if (msi->dma_addr < base || msi->dma_addr > base + mask) + continue; + + break; + } + + if (id =3D=3D RZG3S_MAX_WINDOWS) { + ret =3D -EINVAL; + goto dma_unmap; + } + + /* The MSI base address need to be aligned to the MSI size */ + msi->window_base =3D ALIGN(msi->dma_addr, size); + if (msi->window_base < msi->dma_addr) { + ret =3D -EINVAL; + goto dma_unmap; + } + + rzg3s_pcie_msi_hw_setup(host); + + return 0; + +dma_unmap: + dma_unmap_single(dev, msi->dma_addr, size * 2, DMA_BIDIRECTIONAL); +free_pages: + free_pages(msi->pages, 0); + return ret; +} + +static void rzg3s_pcie_msi_teardown(void *data) +{ + u8 regs =3D RZG3S_PCI_MSI_INT_NR / RZG3S_PCI_MSI_INT_PER_REG; + size_t size =3D RZG3S_PCI_MSI_INT_NR * sizeof(u32); + struct rzg3s_pcie_host *host =3D data; + struct rzg3s_pcie_msi *msi =3D &host->msi; + + /* Disable MSI */ + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_PINTRCVIE, + RZG3S_PCI_PINTRCVIE_MSI, 0); + + /* Disable message receive interrupts */ + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_MSGRCVIE, + RZG3S_PCI_MSGRCVIE_MSG_RCV, 0); + + /* Disable MSI receive enable */ + for (u8 reg_id =3D 0; reg_id < regs; reg_id++) + writel(0, host->axi + RZG3S_PCI_MSIRE(reg_id)); + + /* Disable MSI window */ + writel(0, host->axi + RZG3S_PCI_MSIRCVWADRL); + + /* Free unused memory */ + dma_unmap_single(host->dev, msi->dma_addr, size * 2, DMA_BIDIRECTIONAL); + free_pages(msi->pages, 0); +} + +static void rzg3s_pcie_msi_free_domains(void *data) +{ + irq_domain_remove(data); +} + +static int rzg3s_pcie_msi_enable(struct rzg3s_pcie_host *host) +{ + struct platform_device *pdev =3D to_platform_device(host->dev); + struct rzg3s_pcie_msi *msi =3D &host->msi; + struct device *dev =3D host->dev; + const char *devname; + int irq, ret; + + ret =3D devm_mutex_init(dev, &msi->map_lock); + if (ret) + return ret; + + irq =3D platform_get_irq_byname(pdev, "msi"); + if (irq < 0) + return dev_err_probe(dev, irq ? irq : -EINVAL, + "Failed to get MSI IRQ!\n"); + + devname =3D devm_kasprintf(dev, GFP_KERNEL, "%s-msi", dev_name(dev)); + if (!devname) + return -ENOMEM; + + ret =3D rzg3s_pcie_msi_allocate_domains(msi); + if (ret) + return ret; + + ret =3D devm_add_action_or_reset(dev, rzg3s_pcie_msi_free_domains, msi->d= omain); + if (ret) + return ret; + + ret =3D devm_request_irq(dev, irq, rzg3s_pcie_msi_irq, 0, devname, host); + if (ret) + return dev_err_probe(dev, ret, "Failed to request IRQ: %d\n", ret); + + ret =3D rzg3s_pcie_msi_setup(host); + if (ret) + return dev_err_probe(dev, ret, "Failed to setup MSI!\n"); + + return devm_add_action_or_reset(dev, rzg3s_pcie_msi_teardown, host); +} + +static void rzg3s_pcie_intx_irq_ack(struct irq_data *d) +{ + struct rzg3s_pcie_host *host =3D irq_data_get_irq_chip_data(d); + + guard(raw_spinlock_irqsave)(&host->hw_lock); + + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_PINTRCVIS, + RZG3S_PCI_PINTRCVIS_INTX(d->hwirq), + RZG3S_PCI_PINTRCVIS_INTX(d->hwirq)); +} + +static void rzg3s_pcie_intx_irq_mask(struct irq_data *d) +{ + struct rzg3s_pcie_host *host =3D irq_data_get_irq_chip_data(d); + + guard(raw_spinlock_irqsave)(&host->hw_lock); + + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_PINTRCVIE, + RZG3S_PCI_PINTRCVIE_INTX(d->hwirq), 0); +} + +static void rzg3s_pcie_intx_irq_unmask(struct irq_data *d) +{ + struct rzg3s_pcie_host *host =3D irq_data_get_irq_chip_data(d); + + guard(raw_spinlock_irqsave)(&host->hw_lock); + + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_PINTRCVIE, + RZG3S_PCI_PINTRCVIE_INTX(d->hwirq), + RZG3S_PCI_PINTRCVIE_INTX(d->hwirq)); +} + +static struct irq_chip rzg3s_pcie_intx_irq_chip =3D { + .name =3D "PCIe INTx", + .irq_ack =3D rzg3s_pcie_intx_irq_ack, + .irq_mask =3D rzg3s_pcie_intx_irq_mask, + .irq_unmask =3D rzg3s_pcie_intx_irq_unmask, +}; + +static int rzg3s_pcie_intx_map(struct irq_domain *domain, unsigned int irq, + irq_hw_number_t hwirq) +{ + irq_set_chip_and_handler(irq, &rzg3s_pcie_intx_irq_chip, + handle_level_irq); + irq_set_chip_data(irq, domain->host_data); + + return 0; +} + +static const struct irq_domain_ops rzg3s_pcie_intx_domain_ops =3D { + .map =3D rzg3s_pcie_intx_map, + .xlate =3D irq_domain_xlate_onetwocell, +}; + +static void rzg3s_pcie_intx_teardown(void *data) +{ + struct rzg3s_pcie_host *host =3D data; + + irq_domain_remove(host->intx_domain); +} + +static int rzg3s_pcie_intx_setup(struct rzg3s_pcie_host *host) +{ + struct device *dev =3D host->dev; + + for (int i =3D 0; i < PCI_NUM_INTX; i++) { + struct platform_device *pdev =3D to_platform_device(dev); + char irq_name[5] =3D {0}; + int irq; + + scnprintf(irq_name, ARRAY_SIZE(irq_name), "int%c", 'a' + i); + + irq =3D platform_get_irq_byname(pdev, irq_name); + if (irq < 0) + return dev_err_probe(dev, -EINVAL, + "Failed to parse and map INT%c IRQ\n", + 'A' + i); + + host->intx_irqs[i] =3D irq; + irq_set_chained_handler_and_data(irq, + rzg3s_pcie_intx_irq_handler, + host); + } + + host->intx_domain =3D irq_domain_create_linear(of_fwnode_handle(dev->of_n= ode), + PCI_NUM_INTX, + &rzg3s_pcie_intx_domain_ops, + host); + if (!host->intx_domain) + return dev_err_probe(dev, -EINVAL, + "Failed to add irq domain for INTx IRQs\n"); + irq_domain_update_bus_token(host->intx_domain, DOMAIN_BUS_WIRED); + + return devm_add_action_or_reset(dev, rzg3s_pcie_intx_teardown, host); +} + +static int rzg3s_pcie_set_max_link_speed(struct rzg3s_pcie_host *host) +{ + u32 remote_supported_link_speeds, max_supported_link_speeds; + u32 cs2, tmp, pcie_cap =3D RZG3S_PCI_CFG_PCIEC; + u32 cur_link_speed, link_speed; + u8 ltssm_state_l0 =3D 0xc; + u16 lcs; + int ret; + + /* + * According to the RZ/G3S HW manual (Rev.1.10, section 34.6.3 Caution + * when Changing the Speed Spontaneously) link speed change can be done + * only when the LTSSM is in L0. + */ + ret =3D readl_poll_timeout(host->axi + RZG3S_PCI_PCSTAT1, tmp, + FIELD_GET(RZG3S_PCI_PCSTAT1_LTSSM_STATE, tmp) =3D=3D ltssm_state_l0, + PCIE_LINK_WAIT_SLEEP_MS, + PCIE_LINK_WAIT_SLEEP_MS * + PCIE_LINK_WAIT_MAX_RETRIES * MILLI); + if (ret) + return ret; + + lcs =3D readw(host->pcie + pcie_cap + PCI_EXP_LNKSTA); + cs2 =3D readl(host->axi + RZG3S_PCI_PCSTAT2); + + switch (pcie_link_speed[host->max_link_speed]) { + case PCIE_SPEED_5_0GT: + max_supported_link_speeds =3D GENMASK(PCI_EXP_LNKSTA_CLS_5_0GB - 1, 0); + link_speed =3D PCI_EXP_LNKCTL2_TLS_5_0GT; + break; + default: + /* Should not happen */ + return -EINVAL; + } + + cur_link_speed =3D FIELD_GET(PCI_EXP_LNKSTA_CLS, lcs); + remote_supported_link_speeds =3D FIELD_GET(RZG3S_PCI_PCSTAT2_SDRIRE, cs2); + /* Drop reserved bits */ + remote_supported_link_speeds &=3D max_supported_link_speeds; + + /* + * Return if max link speed is already set or the connected device + * doesn't support it. + */ + if (cur_link_speed =3D=3D host->max_link_speed || + remote_supported_link_speeds !=3D max_supported_link_speeds) + return 0; + + /* Set target Link speed */ + rzg3s_pcie_update_bits(host->pcie, pcie_cap + PCI_EXP_LNKCTL2, + PCI_EXP_LNKCTL2_TLS, + FIELD_PREP(PCI_EXP_LNKCTL2_TLS, link_speed)); + + /* Request link speed change */ + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_PCCTRL2, + RZG3S_PCI_PCCTRL2_LS_CHG_REQ | + RZG3S_PCI_PCCTRL2_LS_CHG, + RZG3S_PCI_PCCTRL2_LS_CHG_REQ | + FIELD_PREP(RZG3S_PCI_PCCTRL2_LS_CHG, + link_speed - 1)); + + ret =3D readl_poll_timeout(host->axi + RZG3S_PCI_PCSTAT2, cs2, + (cs2 & RZG3S_PCI_PCSTAT2_LS_CHG_DONE), + PCIE_LINK_WAIT_SLEEP_MS, + PCIE_LINK_WAIT_SLEEP_MS * + PCIE_LINK_WAIT_MAX_RETRIES * MILLI); + + /* + * According to the RZ/G3S HW manual (Rev.1.10, section 34.6.3 Caution + * when Changing the Speed Spontaneously) the PCI_PCCTRL2_LS_CHG_REQ + * should be de-asserted after checking for PCI_PCSTAT2_LS_CHG_DONE. + */ + rzg3s_pcie_update_bits(host->axi, RZG3S_PCI_PCCTRL2, + RZG3S_PCI_PCCTRL2_LS_CHG_REQ, 0); + + return ret; +} + +static int rzg3s_pcie_config_init(struct rzg3s_pcie_host *host) +{ + struct pci_host_bridge *bridge =3D pci_host_bridge_from_priv(host); + struct resource_entry *ft; + struct resource *bus; + u8 subordinate_bus; + u8 secondary_bus; + u8 primary_bus; + + ft =3D resource_list_first_type(&bridge->windows, IORESOURCE_BUS); + if (!ft) + return -ENODEV; + + bus =3D ft->res; + primary_bus =3D bus->start; + secondary_bus =3D bus->start + 1; + subordinate_bus =3D bus->end; + + /* Enable access control to the CFGU */ + writel(RZG3S_PCI_PERM_CFG_HWINIT_EN, host->axi + RZG3S_PCI_PERM); + + /* HW manual recommends to write 0xffffffff on initialization */ + writel(0xffffffff, host->pcie + RZG3S_PCI_CFG_BARMSK00L); + writel(0xffffffff, host->pcie + RZG3S_PCI_CFG_BARMSK00U); + + /* Update bus info */ + writeb(primary_bus, host->pcie + PCI_PRIMARY_BUS); + writeb(secondary_bus, host->pcie + PCI_SECONDARY_BUS); + writeb(subordinate_bus, host->pcie + PCI_SUBORDINATE_BUS); + + /* Disable access control to the CFGU */ + writel(0, host->axi + RZG3S_PCI_PERM); + + return 0; +} + +static void rzg3s_pcie_irq_init(struct rzg3s_pcie_host *host) +{ + /* + * According to the HW manual of the RZ/G3S (Rev.1.10, sections + * corresponding to all registers written with ~0U), the hardware + * ignores value written to unused bits. Writing ~0U to these registers + * should be safe. + */ + + /* Clear the link state and PM transitions */ + writel(RZG3S_PCI_PEIS0_DL_UPDOWN | RZG3S_PCI_PEIS0_RX_DLLP_PM_ENTER, + host->axi + RZG3S_PCI_PEIS0); + + /* Disable all interrupts */ + writel(0, host->axi + RZG3S_PCI_PEIE0); + + /* Clear all parity and ecc error interrupts */ + writel(~0U, host->axi + RZG3S_PCI_PEIS1); + + /* Disable all parity and ecc error interrupts */ + writel(0, host->axi + RZG3S_PCI_PEIE1); + + /* Clear all AXI master error interrupts */ + writel(~0U, host->axi + RZG3S_PCI_AMEIS); + + /* Clear all AXI slave error interrupts */ + writel(~0U, host->axi + RZG3S_PCI_ASEIS1); + + /* Clear all message receive interrupts */ + writel(~0U, host->axi + RZG3S_PCI_MSGRCVIS); +} + +static void rzg3s_pcie_power_resets_action(void *data) +{ + struct rzg3s_pcie_host *host =3D data; + + reset_control_bulk_assert(host->data->num_power_resets, + host->power_resets); +} + +static void rzg3s_pcie_cfg_resets_action(void *data) +{ + struct rzg3s_pcie_host *host =3D data; + + reset_control_bulk_assert(host->data->num_cfg_resets, + host->cfg_resets); +} + +static int rzg3s_pcie_power_resets_deassert(struct rzg3s_pcie_host *host) +{ + const struct rzg3s_pcie_soc_data *data =3D host->data; + + /* + * According to the RZ/G3S HW manual (Rev.1.10, section + * 34.5.1.2 De-asserting the Reset) the PCIe IP needs to wait 5ms from + * power on to the de-assertion of reset. + */ + usleep_range(5000, 5100); + return reset_control_bulk_deassert(data->num_power_resets, + host->power_resets); +} + +static int rzg3s_pcie_resets_prepare_and_get(struct rzg3s_pcie_host *host) +{ + const struct rzg3s_pcie_soc_data *data =3D host->data; + int ret; + + host->power_resets =3D devm_kmalloc_array(host->dev, + data->num_power_resets, + sizeof(*host->power_resets), + GFP_KERNEL); + if (!host->power_resets) + return -ENOMEM; + + for (unsigned int i =3D 0; i < data->num_power_resets; i++) + host->power_resets[i].id =3D data->power_resets[i]; + + host->cfg_resets =3D devm_kmalloc_array(host->dev, + data->num_cfg_resets, + sizeof(*host->cfg_resets), + GFP_KERNEL); + if (!host->cfg_resets) + return -ENOMEM; + + for (unsigned int i =3D 0; i < data->num_cfg_resets; i++) + host->cfg_resets[i].id =3D data->cfg_resets[i]; + + ret =3D devm_reset_control_bulk_get_exclusive(host->dev, + data->num_power_resets, + host->power_resets); + if (ret) + return ret; + + return devm_reset_control_bulk_get_exclusive(host->dev, + data->num_cfg_resets, + host->cfg_resets); +} + +static void rzg3s_pcie_root_port_put_clk(void *data) +{ + clk_put(data); +} + +static void rzg3s_pcie_root_port_disable_refclk(void *data) +{ + clk_disable_unprepare(data); +} + +static int rzg3s_pcie_host_parse_root_port(struct rzg3s_pcie_host *host) +{ + struct device_node *of_port =3D of_get_next_child(host->dev->of_node, NUL= L); + struct rzg3s_pcie_port *port =3D &host->port; + int ret; + + ret =3D of_property_read_u32(of_port, "vendor-id", &port->vendor_id); + if (ret) + return ret; + + ret =3D of_property_read_u32(of_port, "device-id", &port->device_id); + if (ret) + return ret; + + port->refclk =3D of_clk_get_by_name(of_port, "ref"); + if (IS_ERR(port->refclk)) + return PTR_ERR(port->refclk); + + return devm_add_action_or_reset(host->dev, rzg3s_pcie_root_port_put_clk, + port->refclk); +} + +static int rzg3s_pcie_host_init_root_port(struct rzg3s_pcie_host *host, + bool probe) +{ + struct rzg3s_pcie_port *port =3D &host->port; + struct device *dev =3D host->dev; + int ret; + + /* Enable access control to the CFGU */ + writel(RZG3S_PCI_PERM_CFG_HWINIT_EN, host->axi + RZG3S_PCI_PERM); + + /* Update vendor ID and device ID */ + writew(port->vendor_id, host->pcie + PCI_VENDOR_ID); + writew(port->device_id, host->pcie + PCI_DEVICE_ID); + + /* Disable access control to the CFGU */ + writel(0, host->axi + RZG3S_PCI_PERM); + + ret =3D clk_prepare_enable(port->refclk); + if (ret) + return dev_err_probe(dev, ret, "Failed to enable refclk!\n"); + + if (probe) { + ret =3D devm_add_action_or_reset(dev, + rzg3s_pcie_root_port_disable_refclk, + port->refclk); + if (ret) + return ret; + } + + /* Set the PHY, if any */ + if (host->data->init_phy) { + ret =3D host->data->init_phy(host); + if (ret) + return dev_err_probe(dev, ret, + "Failed to set the PHY!\n"); + } + + return 0; +} + +static int rzg3s_pcie_host_init(struct rzg3s_pcie_host *host, bool probe) +{ + u32 val; + int ret; + + /* Initialize the PCIe related registers */ + ret =3D rzg3s_pcie_config_init(host); + if (ret) + return ret; + + ret =3D rzg3s_pcie_host_init_root_port(host, probe); + if (ret) + return ret; + + /* Initialize the interrupts */ + rzg3s_pcie_irq_init(host); + + ret =3D reset_control_bulk_deassert(host->data->num_cfg_resets, + host->cfg_resets); + if (ret) + return ret; + + /* Wait for link up */ + ret =3D readl_poll_timeout(host->axi + RZG3S_PCI_PCSTAT1, val, + !(val & RZG3S_PCI_PCSTAT1_DL_DOWN_STS), + PCIE_LINK_WAIT_SLEEP_MS, + PCIE_LINK_WAIT_SLEEP_MS * + PCIE_LINK_WAIT_MAX_RETRIES * MILLI); + if (ret) { + reset_control_bulk_assert(host->data->num_cfg_resets, + host->cfg_resets); + return ret; + } + + val =3D readl(host->axi + RZG3S_PCI_PCSTAT2); + dev_info(host->dev, "PCIe link status [0x%x]\n", val); + + if (probe) + ret =3D devm_add_action_or_reset(host->dev, + rzg3s_pcie_cfg_resets_action, + host); + + return ret; +} + +static void rzg3s_pcie_set_inbound_window(struct rzg3s_pcie_host *host, + u64 cpu_addr, u64 pci_addr, u64 size, + int id) +{ + /* Set CPU window base address */ + writel(upper_32_bits(cpu_addr), host->axi + RZG3S_PCI_ADESTU(id)); + writel(lower_32_bits(cpu_addr), host->axi + RZG3S_PCI_ADESTL(id)); + + /* Set window size */ + writel(upper_32_bits(size), host->axi + RZG3S_PCI_AWMASKU(id)); + writel(lower_32_bits(size), host->axi + RZG3S_PCI_AWMASKL(id)); + + /* Set PCIe window base address and enable the window */ + writel(upper_32_bits(pci_addr), host->axi + RZG3S_PCI_AWBASEU(id)); + writel(lower_32_bits(pci_addr) | RZG3S_PCI_AWBASEL_WIN_ENA, + host->axi + RZG3S_PCI_AWBASEL(id)); +} + +static int rzg3s_pcie_set_inbound_windows(struct rzg3s_pcie_host *host, + struct resource_entry *entry, + int *index) +{ + u64 pci_addr =3D entry->res->start - entry->offset; + u64 cpu_addr =3D entry->res->start; + u64 cpu_end =3D entry->res->end; + u64 size_id =3D 0; + int id =3D *index; + u64 size; + + while (cpu_addr < cpu_end) { + if (id >=3D RZG3S_MAX_WINDOWS) + return dev_err_probe(host->dev, -ENOSPC, + "Failed to map inbound window for resource (%s)\n", + entry->res->name); + + size =3D resource_size(entry->res) - size_id; + + /* + * According to the RZ/G3S HW manual (Rev.1.10, + * section 34.3.1.71 AXI Window Mask (Lower) Registers) the min + * size is 4K. + */ + size =3D max(size, SZ_4K); + + /* + * According the RZ/G3S HW manual (Rev.1.10, sections: + * - 34.3.1.69 AXI Window Base (Lower) Registers + * - 34.3.1.71 AXI Window Mask (Lower) Registers + * - 34.3.1.73 AXI Destination (Lower) Registers) + * the CPU addr, PCIe addr, size should be 4K aligned and be a + * power of 2. + */ + size =3D ALIGN(size, SZ_4K); + + /* + * According to the RZ/G3S HW manual (Rev.1.10, section + * 34.3.1.71 AXI Window Mask (Lower) Registers) HW expects first + * 12 LSB bits to be 0xfff. Subtract 1 from size for this. + */ + size =3D roundup_pow_of_two(size) - 1; + + cpu_addr =3D ALIGN(cpu_addr, SZ_4K); + pci_addr =3D ALIGN(pci_addr, SZ_4K); + + rzg3s_pcie_set_inbound_window(host, cpu_addr, pci_addr, size, + id); + + pci_addr +=3D size; + cpu_addr +=3D size; + size_id =3D size; + id++; + } + *index =3D id; + + return 0; +} + +static int rzg3s_pcie_parse_map_dma_ranges(struct rzg3s_pcie_host *host) +{ + struct pci_host_bridge *bridge =3D pci_host_bridge_from_priv(host); + struct resource_entry *entry; + int i =3D 0, ret; + + resource_list_for_each_entry(entry, &bridge->dma_ranges) { + ret =3D rzg3s_pcie_set_inbound_windows(host, entry, &i); + if (ret) + return ret; + } + + return 0; +} + +static void rzg3s_pcie_set_outbound_window(struct rzg3s_pcie_host *host, + struct resource_entry *win, + int id) +{ + struct resource *res =3D win->res; + resource_size_t size =3D resource_size(res); + resource_size_t res_start; + + if (res->flags & IORESOURCE_IO) + res_start =3D pci_pio_to_address(res->start) - win->offset; + else + res_start =3D res->start - win->offset; + + /* + * According to the RZ/G3S HW manual (Rev.1.10, section 34.3.1.75 PCIe + * Window Base (Lower) Registers) the window base address need to be 4K + * aligned. + */ + res_start =3D ALIGN(res_start, SZ_4K); + + size =3D ALIGN(size, SZ_4K); + size =3D roundup_pow_of_two(size) - 1; + + /* Set PCIe destination */ + writel(upper_32_bits(res_start), host->axi + RZG3S_PCI_PDESTU(id)); + writel(lower_32_bits(res_start), host->axi + RZG3S_PCI_PDESTL(id)); + + /* Set PCIe window mask */ + writel(upper_32_bits(size), host->axi + RZG3S_PCI_PWMASKU(id)); + writel(lower_32_bits(size), host->axi + RZG3S_PCI_PWMASKL(id)); + + /* Set PCIe window base and enable the window */ + writel(upper_32_bits(res_start), host->axi + RZG3S_PCI_PWBASEU(id)); + writel(lower_32_bits(res_start) | RZG3S_PCI_PWBASEL_ENA, + host->axi + RZG3S_PCI_PWBASEL(id)); +} + +static int rzg3s_pcie_parse_map_ranges(struct rzg3s_pcie_host *host) +{ + struct pci_host_bridge *bridge =3D pci_host_bridge_from_priv(host); + struct resource_entry *win; + int i =3D 0; + + resource_list_for_each_entry(win, &bridge->windows) { + struct resource *res =3D win->res; + + if (i >=3D RZG3S_MAX_WINDOWS) + return dev_err_probe(host->dev, -ENOSPC, + "Failed to map outbound window for resource (%s)\n", + res->name); + + if (!res->flags) + continue; + + switch (resource_type(res)) { + case IORESOURCE_IO: + case IORESOURCE_MEM: + rzg3s_pcie_set_outbound_window(host, win, i); + i++; + break; + } + } + + return 0; +} + +static int rzg3s_soc_pcie_init_phy(struct rzg3s_pcie_host *host) +{ + static const u32 xcfgd_settings[RZG3S_PCI_PHY_XCFGD_NUM] =3D { + [8] =3D 0xe0006801, 0x007f7e30, 0x183e0000, 0x978ff500, + 0xec000000, 0x009f1400, 0x0000d009, + [17] =3D 0x78000000, + [19] =3D 0x00880000, 0x000005c0, 0x07000000, 0x00780920, + 0xc9400ce2, 0x90000c0c, 0x000c1414, 0x00005034, + 0x00006000, 0x00000001, + }; + static const u32 xcfga_cmn_settings[RZG3S_PCI_PHY_XCFGA_CMN_NUM] =3D { + 0x00000d10, 0x08310100, 0x00c21404, 0x013c0010, 0x01874440, + 0x1a216082, 0x00103440, 0x00000080, 0x00000010, 0x0c1000c1, + 0x1000c100, 0x0222000c, 0x00640019, 0x00a00028, 0x01d11228, + 0x0201001d, + }; + static const u32 xcfga_rx_settings[RZG3S_PCI_PHY_XCFGA_RX_NUM] =3D { + 0x07d55000, 0x030e3f00, 0x00000288, 0x102c5880, 0x0000000b, + 0x04141441, 0x00641641, 0x00d63d63, 0x00641641, 0x01970377, + 0x00190287, 0x00190028, 0x00000028, + }; + + /* + * Enable access permission for physical layer control and status + * registers. + */ + writel(RZG3S_PCI_PERM_PIPE_PHY_REG_EN, host->axi + RZG3S_PCI_PERM); + + for (unsigned int i =3D 0; i < RZG3S_PCI_PHY_XCFGD_NUM; i++) + writel(xcfgd_settings[i], host->axi + RZG3S_PCI_PHY_XCFGD(i)); + + for (unsigned int i =3D 0; i < RZG3S_PCI_PHY_XCFGA_CMN_NUM; i++) { + writel(xcfga_cmn_settings[i], + host->axi + RZG3S_PCI_PHY_XCFGA_CMN(i)); + } + + for (unsigned int i =3D 0; i < RZG3S_PCI_PHY_XCFGA_RX_NUM; i++) { + writel(xcfga_rx_settings[i], + host->axi + RZG3S_PCI_PHY_XCFGA_RX(i)); + } + + writel(0x107, host->axi + RZG3S_PCI_PHY_XCFGA_TX); + + /* Select PHY settings values */ + writel(RZG3S_PCI_PHY_XCFG_CTRL_PHYREG_SEL, + host->axi + RZG3S_PCI_PHY_XCFG_CTRL); + + /* + * Disable access permission for physical layer control and status + * registers. + */ + writel(0, host->axi + RZG3S_PCI_PERM); + + return 0; +} + +static void rzg3s_pcie_pm_runtime_put(void *data) +{ + pm_runtime_put_sync(data); +} + +static void rzg3s_pcie_sysc_signal_action(void *data) +{ + struct regmap *sysc =3D data; + + /* + * SYSC RST_RSM_B signal need to be asserted before turning off the + * power to the PHY. + */ + regmap_update_bits(sysc, RZG3S_SYS_PCIE_RST_RSM_B, + RZG3S_SYS_PCIE_RST_RSM_B_MASK, + FIELD_PREP(RZG3S_SYS_PCIE_RST_RSM_B_MASK, 0)); +} + +static int +rzg3s_pcie_host_setup(struct rzg3s_pcie_host *host, + int (*intx_setup)(struct rzg3s_pcie_host *host), + int (*msi_setup)(struct rzg3s_pcie_host *host), + bool probe) +{ + struct device *dev =3D host->dev; + int ret; + + /* Set inbound windows */ + ret =3D rzg3s_pcie_parse_map_dma_ranges(host); + if (ret) + return dev_err_probe(dev, ret, + "Failed to set inbound windows!\n"); + + /* Set outbound windows */ + ret =3D rzg3s_pcie_parse_map_ranges(host); + if (ret) + return dev_err_probe(dev, ret, + "Failed to set outbound windows!\n"); + + if (intx_setup) { + ret =3D intx_setup(host); + if (ret) + return dev_err_probe(dev, ret, + "Failed to setup INTx\n"); + } + + if (IS_ENABLED(CONFIG_PCI_MSI)) { + ret =3D msi_setup(host); + if (ret) + return dev_err_probe(dev, ret, + "Failed to setup MSIs\n"); + } + + ret =3D rzg3s_pcie_host_init(host, probe); + if (ret) + return dev_err_probe(dev, ret, + "Failed to initialize the HW!\n"); + + ret =3D rzg3s_pcie_set_max_link_speed(host); + if (ret) + dev_info(dev, "Failed to set max link speed\n"); + + msleep(PCIE_RESET_CONFIG_WAIT_MS); + + return 0; +} + +static void rzg3s_pcie_host_remove_action(void *data) +{ + struct rzg3s_pcie_host *host =3D data; + struct pci_host_bridge *bridge =3D pci_host_bridge_from_priv(host); + + pci_lock_rescan_remove(); + pci_stop_root_bus(bridge->bus); + pci_remove_root_bus(bridge->bus); + pci_unlock_rescan_remove(); +} + +static int rzg3s_pcie_probe(struct platform_device *pdev) +{ + struct pci_host_bridge *bridge; + struct device *dev =3D &pdev->dev; + struct device_node *np =3D dev->of_node; + struct device_node *sysc_np __free(device_node) =3D + of_parse_phandle(np, "renesas,sysc", 0); + struct rzg3s_pcie_host *host; + int ret; + + bridge =3D devm_pci_alloc_host_bridge(dev, sizeof(*host)); + if (!bridge) + return -ENOMEM; + + host =3D pci_host_bridge_priv(bridge); + host->dev =3D dev; + host->data =3D device_get_match_data(dev); + platform_set_drvdata(pdev, host); + + host->axi =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(host->axi)) + return PTR_ERR(host->axi); + host->pcie =3D host->axi + RZG3S_PCI_CFG_BASE; + + host->max_link_speed =3D of_pci_get_max_link_speed(np); + if (host->max_link_speed < 0) + host->max_link_speed =3D 2; + + ret =3D rzg3s_pcie_host_parse_root_port(host); + if (ret) + return ret; + + host->sysc =3D syscon_node_to_regmap(sysc_np); + if (IS_ERR(host->sysc)) + return PTR_ERR(host->sysc); + + ret =3D regmap_update_bits(host->sysc, RZG3S_SYS_PCIE_RST_RSM_B, + RZG3S_SYS_PCIE_RST_RSM_B_MASK, + FIELD_PREP(RZG3S_SYS_PCIE_RST_RSM_B_MASK, 1)); + if (ret) + return ret; + + ret =3D devm_add_action_or_reset(dev, rzg3s_pcie_sysc_signal_action, + host->sysc); + if (ret) + return ret; + + ret =3D rzg3s_pcie_resets_prepare_and_get(host); + if (ret) + return ret; + + ret =3D rzg3s_pcie_power_resets_deassert(host); + if (ret) + return ret; + + ret =3D devm_add_action_or_reset(host->dev, + rzg3s_pcie_power_resets_action, host); + if (ret) + return ret; + + ret =3D devm_pm_runtime_enable(dev); + if (ret) + return ret; + + /* + * Controller clocks are part of a clock power domain. Enable them + * through runtime PM. + */ + ret =3D pm_runtime_resume_and_get(dev); + if (ret) + return ret; + + ret =3D devm_add_action_or_reset(dev, rzg3s_pcie_pm_runtime_put, dev); + if (ret) + return ret; + + raw_spin_lock_init(&host->hw_lock); + + ret =3D rzg3s_pcie_host_setup(host, rzg3s_pcie_intx_setup, + rzg3s_pcie_msi_enable, true); + if (ret) + return ret; + + bridge->sysdata =3D host; + bridge->ops =3D &rzg3s_pcie_root_ops; + bridge->child_ops =3D &rzg3s_pcie_child_ops; + ret =3D pci_host_probe(bridge); + if (ret) + return ret; + + return devm_add_action_or_reset(dev, rzg3s_pcie_host_remove_action, + host); +} + +static int rzg3s_pcie_suspend_noirq(struct device *dev) +{ + struct rzg3s_pcie_host *host =3D dev_get_drvdata(dev); + const struct rzg3s_pcie_soc_data *data =3D host->data; + struct rzg3s_pcie_port *port =3D &host->port; + struct regmap *sysc =3D host->sysc; + int ret; + + ret =3D pm_runtime_put_sync(dev); + if (ret) + return ret; + + clk_disable_unprepare(port->refclk); + + ret =3D reset_control_bulk_assert(data->num_power_resets, + host->power_resets); + if (ret) + goto refclk_restore; + + ret =3D reset_control_bulk_assert(data->num_cfg_resets, + host->cfg_resets); + if (ret) + goto power_resets_restore; + + ret =3D regmap_update_bits(sysc, RZG3S_SYS_PCIE_RST_RSM_B, + RZG3S_SYS_PCIE_RST_RSM_B_MASK, + FIELD_PREP(RZG3S_SYS_PCIE_RST_RSM_B_MASK, 0)); + if (ret) + goto cfg_resets_restore; + + return 0; + + /* Restore the previous state if any error happens */ +cfg_resets_restore: + reset_control_bulk_deassert(data->num_cfg_resets, + host->cfg_resets); +power_resets_restore: + reset_control_bulk_deassert(data->num_power_resets, + host->power_resets); +refclk_restore: + clk_prepare_enable(port->refclk); + pm_runtime_resume_and_get(dev); + return ret; +} + +static int rzg3s_pcie_resume_noirq(struct device *dev) +{ + struct rzg3s_pcie_host *host =3D dev_get_drvdata(dev); + const struct rzg3s_pcie_soc_data *data =3D host->data; + struct regmap *sysc =3D host->sysc; + int ret; + + ret =3D regmap_update_bits(sysc, RZG3S_SYS_PCIE_RST_RSM_B, + RZG3S_SYS_PCIE_RST_RSM_B_MASK, + FIELD_PREP(RZG3S_SYS_PCIE_RST_RSM_B_MASK, 1)); + if (ret) + return ret; + + ret =3D rzg3s_pcie_power_resets_deassert(host); + if (ret) + goto assert_rst_rsm_b; + + ret =3D pm_runtime_resume_and_get(dev); + if (ret) + goto assert_power_resets; + + ret =3D rzg3s_pcie_host_setup(host, NULL, rzg3s_pcie_msi_hw_setup, false); + if (ret) + goto rpm_put; + + return 0; + + /* + * If any error happens there is no way to recover the IP. Put it in the + * lowest possible power state. + */ +rpm_put: + pm_runtime_put_sync(dev); +assert_power_resets: + reset_control_bulk_assert(data->num_power_resets, + host->power_resets); +assert_rst_rsm_b: + regmap_update_bits(sysc, RZG3S_SYS_PCIE_RST_RSM_B, + RZG3S_SYS_PCIE_RST_RSM_B_MASK, + FIELD_PREP(RZG3S_SYS_PCIE_RST_RSM_B_MASK, 0)); + return ret; +} + +static const struct dev_pm_ops rzg3s_pcie_pm_ops =3D { + NOIRQ_SYSTEM_SLEEP_PM_OPS(rzg3s_pcie_suspend_noirq, + rzg3s_pcie_resume_noirq) +}; + +static const char * const rzg3s_soc_power_resets[] =3D { + "aresetn", "rst_cfg_b", "rst_load_b", +}; + +static const char * const rzg3s_soc_cfg_resets[] =3D { + "rst_b", "rst_ps_b", "rst_gp_b", "rst_rsm_b", +}; + +static const struct rzg3s_pcie_soc_data rzg3s_soc_data =3D { + .power_resets =3D rzg3s_soc_power_resets, + .num_power_resets =3D ARRAY_SIZE(rzg3s_soc_power_resets), + .cfg_resets =3D rzg3s_soc_cfg_resets, + .num_cfg_resets =3D ARRAY_SIZE(rzg3s_soc_cfg_resets), + .init_phy =3D rzg3s_soc_pcie_init_phy, +}; + +static const struct of_device_id rzg3s_pcie_of_match[] =3D { + { + .compatible =3D "renesas,r9a08g045-pcie", + .data =3D &rzg3s_soc_data, + }, + {} +}; + +static struct platform_driver rzg3s_pcie_driver =3D { + .driver =3D { + .name =3D "rzg3s-pcie-host", + .of_match_table =3D rzg3s_pcie_of_match, + .pm =3D pm_ptr(&rzg3s_pcie_pm_ops), + .suppress_bind_attrs =3D true, + }, + .probe =3D rzg3s_pcie_probe, +}; +builtin_platform_driver(rzg3s_pcie_driver); --=20 2.43.0 From nobody Thu Oct 2 18:23:22 2025 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 909E83081AE for ; Fri, 12 Sep 2025 12:24:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679899; cv=none; b=maYMzNiDGQuJi29pwNsm4n97zX3irPIp6NYzl1JFswz/Eqm1WxSRqe/bZ5eOweyoZtUcMTe14UAluPuW1oWfPGhI64X0EvfBBFc8KPfR238yOosNpXkt29ci49wwk/evJ7uLtOY20vSKzX5wnybGT+4Zlz61ECE2I30KODmuifM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679899; c=relaxed/simple; bh=Idy4MnnwyW73LgvtKGSX14OK328le/bFhSLD/4KKkrM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DaTRjbzRvRsYtwjigflSzcInUH3O/TSqiq+XmJa9ML2/2RoQ0JuMyyC/SXi/1MdNIHQGhwbc6lQY9Mk86EqI5UhAfBKDp1YZS556O+PX1p9Rr/NutjqCpfLU6dCy9wInxAjaNyQJESqdyo00hdger5kOo+gfH2o/Sl+hl9//PjM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=V/pwBTJl; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="V/pwBTJl" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-3dad6252eacso789236f8f.1 for ; Fri, 12 Sep 2025 05:24:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1757679895; x=1758284695; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tR5SdXAMox76biQwuBynNAnyY0Z5laSJHWc9eKoORtQ=; b=V/pwBTJlGQhhEpalanNwo5Bi6ltXbb3S6Z3gNNlVOzP0dcFyc6WKQJuX/jlBVg5pSd cAAE/NxwryFUGmFmTcKQw1c2c2/LriAGaT1+CxD6TOC0W26aDQLaN8thBXSxy8VUzN4J rxrVPLpOgZQYXFtEqJ3ELbiCy/dVNfiS7OkSU3MNfDMKxJfQ/XMI78AsQwrpb3RKJeZu JSTbXS7UffHKPH6QlI25UELN8OUDial74TBHJOKC+jNXBTQnkXTO+UYQxichfuCdzDpc YqYMLfmPceDKV2ti20Sv9HIfBhVA80NAMOuboYLI210CmNro94rEW2rdTYMnl6B5Jo4k S3Zg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757679895; x=1758284695; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tR5SdXAMox76biQwuBynNAnyY0Z5laSJHWc9eKoORtQ=; b=FedyY9pmo3PqUPbQxEcSVUv0jixiBLXziHKdES28i0Ansn/hbEyk1uQaWknNK9+4sc QxnJv16UXvN0h5QxqYTDdZdVC751HowZCSyqjVxnZgzsp+54opEf+7lddECO4vErOWVc yh3goN1IUE++giK6mR6zXvGsjHM+ZD1PAqS1rMGP5xV5FSnqp82EjqJWqLvdYRMsyJSZ FP1uWRX/HVZVFo9yNyVKQC1T5MI5NohXi1W6xh7qu2HDkoKZu+5JSJBeVOH6wwtiRNCY lJ6wMwN63ZtXD4FojHbz5eIzY0RCLfSQkoRhlhd5YjwzeuGDbngg340YkVcfeANnnjsK rxMg== X-Forwarded-Encrypted: i=1; AJvYcCVX1m8QhG3eO1pGELtW+ga8oIMnGH4VZXx35yQNcIlQs6btlqzAtNJ+8sfOO0dYnZj/yTKTkup1hyIh/t4=@vger.kernel.org X-Gm-Message-State: AOJu0YyVopJBn2z/BXAxloN7X4yaMyd1GG7ZtCVJaaIrGxOxOPRJHE64 UekIxeeHz4Rvuw47gyYuR11Zt+LyMXvG0A2Hx5upOdX+e2rbGX+YaF21i4RsPqrKe2k= X-Gm-Gg: ASbGncu3jeSepdDqNVzQDkYlTMtWXeuxZCvCkvKGxX8jdMvlh3OEnD980tt45Tx8EZT SGoomDKJfp+3dzxkj8VM6dxoD5SXv8zQV+F45tfAFZKcV5xVbscCD2Q4FcrtkF8BtpGJeCDfMK4 CAuD/oFYphYEzYeHxO0+urE4SCxC1x89eS1SOuYrkPXEJEYk/JCO8g+yEkH0/mu/TtLxY/EBsey 3ktX/Jlz7SPtP1jEp9Ir2hSuxdh0BrVRBq+ro2LXhsj3YfGZygdXlL31F5nWY+aQURyup8oNCBg mX2EDu6ER3FDEd4D/+jaZrsrR+UzhCo6AtfZ2EMSO5I6n1B0GPPSu19HsEZMx7LlzA9SeSkw+lp mxpBCfQ2UsAkaA0JCD7XkZGtLGg7QpGDlBzZu/I4g4Cq8ka0dcWh5Jm/92MrfTpc= X-Google-Smtp-Source: AGHT+IHWMOoqmrLz2UUn1TPJK4AmGOtrCtrlHF6djOW8GPJ6Hq1GA4Nbs6eAupjjvds1Vk3ou1VUJA== X-Received: by 2002:a05:6000:2405:b0:3e7:639a:9992 with SMTP id ffacd0b85a97d-3e7659f3c8fmr2729978f8f.42.1757679894644; Fri, 12 Sep 2025 05:24:54 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.153]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607770c2sm6320091f8f.8.2025.09.12.05.24.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Sep 2025 05:24:54 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: bhelgaas@google.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pci@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Claudiu Beznea , Wolfram Sang Subject: [PATCH v4 3/6] arm64: dts: renesas: r9a08g045: Add PCIe node Date: Fri, 12 Sep 2025 15:24:41 +0300 Message-ID: <20250912122444.3870284-4-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> References: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The RZ/G3S SoC has a variant (R9A08G045S33) which supports PCIe. Add the PCIe node. Tested-by: Wolfram Sang Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven --- Changes in v4: - moved the node to r9a08g045.dtsi - dropped the "s33" from the compatible string - added port node - re-ordered properties to have them grouped together Changes in v3: - collected tags - changed the ranges flags Changes in v2: - updated the dma-ranges to reflect the SoC capability; added a comment about it. - updated clock-names, interrupt names - dropped legacy-interrupt-controller node - added interrupt-controller property - moved renesas,sysc at the end of the node to comply with DT coding style arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 66 ++++++++++++++++++++++ 1 file changed, 66 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi b/arch/arm64/boot/d= ts/renesas/r9a08g045.dtsi index 16e6ac614417..8bf6601c8710 100644 --- a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi @@ -717,6 +717,72 @@ eth1: ethernet@11c40000 { status =3D "disabled"; }; =20 + pcie: pcie@11e40000 { + compatible =3D "renesas,r9a08g045-pcie"; + reg =3D <0 0x11e40000 0 0x10000>; + ranges =3D <0x02000000 0 0x30000000 0 0x30000000 0 0x8000000>; + /* Map all possible DRAM ranges (4 GB). */ + dma-ranges =3D <0x42000000 0 0x40000000 0 0x40000000 0x1 0x0>; + bus-range =3D <0x0 0xff>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "serr", "serr_cor", "serr_nonfatal", + "serr_fatal", "axi_err", "inta", + "intb", "intc", "intd", "msi", + "link_bandwidth", "pm_pme", "dma", + "pcie_evt", "msg", "all"; + #interrupt-cells =3D <1>; + interrupt-controller; + interrupt-map-mask =3D <0 0 0 7>; + interrupt-map =3D <0 0 0 1 &pcie 0 0 0 0>, /* INTA */ + <0 0 0 2 &pcie 0 0 0 1>, /* INTB */ + <0 0 0 3 &pcie 0 0 0 2>, /* INTC */ + <0 0 0 4 &pcie 0 0 0 3>; /* INTD */ + clocks =3D <&cpg CPG_MOD R9A08G045_PCI_ACLK>, + <&cpg CPG_MOD R9A08G045_PCI_CLKL1PM>; + clock-names =3D "aclk", "pm"; + resets =3D <&cpg R9A08G045_PCI_ARESETN>, + <&cpg R9A08G045_PCI_RST_B>, + <&cpg R9A08G045_PCI_RST_GP_B>, + <&cpg R9A08G045_PCI_RST_PS_B>, + <&cpg R9A08G045_PCI_RST_RSM_B>, + <&cpg R9A08G045_PCI_RST_CFG_B>, + <&cpg R9A08G045_PCI_RST_LOAD_B>; + reset-names =3D "aresetn", "rst_b", "rst_gp_b", "rst_ps_b", + "rst_rsm_b", "rst_cfg_b", "rst_load_b"; + power-domains =3D <&cpg>; + device_type =3D "pci"; + #address-cells =3D <3>; + #size-cells =3D <2>; + max-link-speed =3D <2>; + renesas,sysc =3D <&sysc>; + status =3D "disabled"; + + pcie_port0: pcie@0,0 { + reg =3D <0x0 0x0 0x0 0x0 0x0>; + ranges; + device_type =3D "pci"; + vendor-id =3D <0x1912>; + device-id =3D <0x0033>; + #address-cells =3D <3>; + #size-cells =3D <2>; + }; + }; + gic: interrupt-controller@12400000 { compatible =3D "arm,gic-v3"; #interrupt-cells =3D <3>; --=20 2.43.0 From nobody Thu Oct 2 18:23:22 2025 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 330F8309DD2 for ; Fri, 12 Sep 2025 12:24:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679900; cv=none; b=LsGurPrS280rlldk0xW5p2jVrHm8CCnvw20XS7q6U3NC7JQzap6W8Vg3MWYSrK2SwNKOmN53QoYaoYyhst4x7f8VJ2uoRTJUj4ava+/rrQEYEiACRQeGgfITRG/OL4cVQopyKvljhsYZmQd16OxBfxqOMcZQQKktRtREY6jRvTA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679900; c=relaxed/simple; bh=I+7Djs63l7GXJDTeAQ/27T7cio0NUXbO3zrKL/onyaw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pthSL3lQ4wRiP9o2btdrlOFe+MseRzc7LfI3FrWLodfyMnpyL/u49XZI9vDsLA8LXea+BGT2sMNAe/9YrJUuYWpk6L+u+8wDq88ZE/iFm8EgTVNzQkSEJ8y7LbdOaskMOq7Q5noCIoe3+OM6nnEHhiGMmOScFNy9cy6qdTEZfoc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=YxgZOWTO; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="YxgZOWTO" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-45dd5e24d16so17581165e9.3 for ; Fri, 12 Sep 2025 05:24:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1757679896; x=1758284696; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ARyi1JtLeVWE3myoQ0nLHpqTl+/cCe/5eCYR9rK2cSk=; b=YxgZOWTOGiTX9FNpsIwTl8DIZZdHCnLruyqXSBWtftUePKEvs27mvWRI2SFY5KBzel AYt8OZ99jg6gGRsVlYT1dpHHNvMCqkbEKLQrOs/gbfyvdDeBn91VrfVrdh9jc3HFDoSG PYee6HaUWkYMQ3PIGnMzovCw6S/OPkAd3qcF7LdRlbhENKcY1TnZ1wuDc5k0WsKW88m5 agUqkGrpNAiD7Ti2fvqwsg3+YGA5vocXTC9Yyrd2CwSX6fo0wRm+4T5br2UuGUatIxG4 ChqcnTD5/r38wAvErJtGtExCkSqqGTy5nyMzMPWlRawslC4OhY3tY7oD8/dJxp9Tr1PO 5OJw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757679896; x=1758284696; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ARyi1JtLeVWE3myoQ0nLHpqTl+/cCe/5eCYR9rK2cSk=; b=aX2zMNy/jD8K9m6y8RnufUhCKe++HH+KjJ7YQklI/vsij6fpFNyK7jiEwYls89n3K5 Zbfky5LjGhujLUtjG7LS9MZmTx6MwXEUWXCzKV0ZxFTeO8FxVx9SB7gMzHJvl2Sbwt3v Uc3njMqSNGRlth5erN8u9SIro2tsHFpmaptwm+ieIlUpaq0ZxLCrVNVKA5a/wGWAT/sv dGoK21pWA8ccxdoupzDoeUekNBdwNtMe3+csoSUv+X5iU/eZLN9thdbWRZ1L6foq6waw TYCuh0HU5R5jXNeTu5oP+1VxKhkLAu/oQ3yuBOi2zWVvdDFa9g/4BDLI3GQSWRx390ie Y3qg== X-Forwarded-Encrypted: i=1; AJvYcCWhYsd8q8oktu+/3OqQNmJ2DwucR0p0dSTU36gl0jPoENAgkWahP0WgW1QTd3V3ofjabAUt3Zs967ORgrA=@vger.kernel.org X-Gm-Message-State: AOJu0Yyk9Gj3svAtsrjwb7/QzAswn6ek0QurXGhml5qETXGSnNUvo1sQ 4FwvAcbtduFJE31sciAOG5Tl6nrVwb8A8rrNV15xGB9Dw/W+QUsZTvF4uG/T84t4/ig= X-Gm-Gg: ASbGncv+xj4ijtHeT7mCw9vBGQvjHF/+ol90LPojmpqfXea4O9Tj2nmRxN6PfUXnA5O 2B5heuvqMuqOyXhwvIcUlFdMQ2saXoO/AhQDt4YDCeAeKbeNi4PeL3t8jMYtXMX9yFZ0trPTz2o Oy+4FptAtPTH+cPETWnSRUc2Nea4YWPWRukcT7gr/26ESm1xBct3G+PML7JT8yzCMdM1yiRKx/f pzoaHHYdJOr9U32F1hSVKatgugLzjzGYzQrWLSzj8Tuo9pxkPrepkZErWbLJkKugmzDx1sCM5nO wPX0ZQ1JGXFP6NVG3ZiIHCfqY9yTWVk5WcEaOBJYE0VL+Wsw/u+tr+QyLaE4ltHHu82t/8PPbEj sd4DZQE/cOcP+Sizt3mMtY/EVo9hBju97a/AER0Vv1lsoaSVfjF3Z X-Google-Smtp-Source: AGHT+IFY3fAYyW6+lOKtkEhb0t3Tc9Ke60QYZgP9ORr1yLOrzlw8YMbaAkUxbjz4913QtbpQKyVgyg== X-Received: by 2002:a05:600c:898:b0:45d:7d88:edcd with SMTP id 5b1f17b1804b1-45f211f06d6mr22329985e9.30.1757679896340; Fri, 12 Sep 2025 05:24:56 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.153]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607770c2sm6320091f8f.8.2025.09.12.05.24.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Sep 2025 05:24:55 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: bhelgaas@google.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pci@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Claudiu Beznea , Wolfram Sang Subject: [PATCH v4 4/6] arm64: dts: renesas: rzg3s-smarc-som: Update dma-ranges for PCIe Date: Fri, 12 Sep 2025 15:24:42 +0300 Message-ID: <20250912122444.3870284-5-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> References: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The first 128MB of memory is reserved on this board for secure area. Secure area is a RAM region used by firmware. The rzg3s-smarc-som.dtsi memory node (memory@48000000) excludes the secure area. Update the PCIe dma-ranges property to reflect this. Tested-by: Wolfram Sang Signed-off-by: Claudiu Beznea --- Changes in v4: - updated the patch description with secure area meaning - added reference clock for pcie_port0 Changes in v3: - collected tags Changes in v2: - none, this patch is new arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi b/arch/arm64/= boot/dts/renesas/rzg3s-smarc-som.dtsi index 39845faec894..4c1bb97ac9ed 100644 --- a/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi +++ b/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi @@ -214,6 +214,16 @@ &sdhi2 { }; #endif =20 +&pcie { + /* First 128MB is reserved for secure area. */ + dma-ranges =3D <0x42000000 0 0x48000000 0 0x48000000 0x0 0x38000000>; +}; + +&pcie_port0 { + clocks =3D <&versa3 5>; + clock-names =3D "ref"; +}; + &pinctrl { #if SW_CONFIG3 =3D=3D SW_ON eth0-phy-irq-hog { --=20 2.43.0 From nobody Thu Oct 2 18:23:22 2025 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DA01030AD0D for ; Fri, 12 Sep 2025 12:24:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679902; cv=none; b=PSOFEJbEG00NjTMRfrCVC3ZH8F5b8s/y8yNlsppKMx+J58HaEdgJ5uPqW7shKOR3byY7eTV3+ULFUDYTp8tZPJqOtzEWU9d+DHCIn7QqUC3ZOQRc3NYLL7M877UYfYLeJsBo2Yqgxd8kn+yLlhXM/h5I8XWhYiNskvGNmHO+FKM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679902; c=relaxed/simple; bh=i6Ot3jDw1L8DR17nkHbO7WVOceauyHOBMPobzpRlxUo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=upOJ/eHyuME3v++ocTHE06hwLYg/iKSoslUB4qYmLlusLYKq0XikklvleBeRpPoRpkldiv1TkGUh82BhxvSjLyJHsQD9Y4xKlrbTXyitgmKOszENG7/AW0LIOdR8fmel++O7ZRJkhj3iKBbh1FqFsh7ZYpP5bqwBh7yZwvAjLa0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=aH87gXJF; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="aH87gXJF" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-3d3ff4a4d6fso1458085f8f.0 for ; Fri, 12 Sep 2025 05:24:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1757679898; x=1758284698; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=avL90xLT3GgbgtC/IjtA6tdWsXd91EIgkF2HC8fxIi4=; b=aH87gXJFxVuF+DTvDTUuuO5xPw/841aAxVxi+MZFn7PpFnlIe8Y9LmBideL5hk9aSz Ij5Ot8GOXXj2yTmbi7lKZZX6W7ggoeA+GJyb2epH7WvP9fQspSQltau0d2ye2X9BCDaa f7i72BH7Mro2+d1M1wSkbbVGdXDRKvlapW629reyobEy/Xjvtl+TFX+sVUl0cySti3Br BKBqdlTiyjvvAUjOkJg1ZAh2kL2kqUVCZCOOP7sPbAoiUlznD5K/WMnZ5r/ruwylQSil ww9PrsdIX29iPOeuPWSVcI8Rp7NjEZufJNWyOsK8OyxEBW6g8FWmFIcd01uqXNlbZNfX t+CQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757679898; x=1758284698; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=avL90xLT3GgbgtC/IjtA6tdWsXd91EIgkF2HC8fxIi4=; b=bkMdx+p8a8o1IyjeeW5pH8yTpOHikwy3AcQaK/7GF1nGwzdLJOH9v9CstpDBuzLcfL uZ9IdYwwVDwb4f3bDsh3VCoJjpsPAZDxzSoDziRTWgKp7zTtICy/WVAEjNDX/I2Up+RD iDOLnW2lv+bK+prvvBsBebzbbTDDaiIF9BBKIRS36QF1jciaiY9xRpAWSVddQvCF5FjU NwKTF73G+4mKmNCfAS4Gj6U7d7Pej/d6YnQH8PW8HnHhOKw9yDiNKzb5VAIrDHnvV8hn cY6hBxGbnI91lUysL8eo9Sbl8W0iyTwV2jk60Ch28T+JErQi/zGCZpcT5mEVhB7CAaHm fGwg== X-Forwarded-Encrypted: i=1; AJvYcCX7/KNLXCtlIVofVrVSYoWeprkgTVafLNVU0PEaIW3vHL7WLEgHmFCB/RauAYfBpd9MxN8KU8K6szGml4U=@vger.kernel.org X-Gm-Message-State: AOJu0YzH4NNBOFFOLl1DyJotg2EspPjFAubm33LEF5gowhr40M25/3Sq 4rStmFPNlzIiRkHPJuIF8B6ZD63jwtSg6TUsmYEUJHoF/pRZZ0A0u7SHJAJtWEAcWDI= X-Gm-Gg: ASbGncuM8Az5W78Un3mBb4vX65JixA70/uDCga4b+mO04jSo4nyjFolmjitvemcOQpc WAhcdXMtRw65t6v2qygEdOMvSeiyG50ptihD1Bunk5R/PFjWmMmV+L4FiM9AruMsDAElV1ueaH/ qSQVS+8fNS23GrBe7E2pqLI8SEY0Y6NPLqKGoKAIbDJPircOfC3sDvoauIAqk2Zdef86y2gg61Q pe7V9FpsCoXoHMs1Rwtbzkvez/I2PLHhiqdJVFVOcDTVDBHHU1pSiHeLFT7dfR+f8AZ9F7m5eiy 98HlUAd919eP+8NC5K1Fb0rr5IGfDTdRCAY5zI1+BsjXEzS6bSgyj3vCyNOxQtzNfoQ1o/l5NNe PdFF8KI/npdUg7SG9ZLwhLbpIiGaJJ5sx+a59/htDkvGtPOkQ3V7+OiDsWXB2BYfoQnsE6kt+ng == X-Google-Smtp-Source: AGHT+IFZ2HQn1VMUOUkCZ958fnWk75/NfdzSXgcuOqPzgMCFK5vrPSZLKhjqjU2vU8HEUNdayX/ynA== X-Received: by 2002:a05:6000:186a:b0:3d1:721:31de with SMTP id ffacd0b85a97d-3e7658bc621mr2735063f8f.7.1757679897904; Fri, 12 Sep 2025 05:24:57 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.153]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607770c2sm6320091f8f.8.2025.09.12.05.24.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Sep 2025 05:24:57 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: bhelgaas@google.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pci@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Claudiu Beznea , Wolfram Sang Subject: [PATCH v4 5/6] arm64: dts: renesas: rzg3s-smarc: Enable PCIe Date: Fri, 12 Sep 2025 15:24:43 +0300 Message-ID: <20250912122444.3870284-6-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> References: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The RZ Smarc Carrier-II board has PCIe headers mounted on it. Enable PCIe support. Tested-by: Wolfram Sang Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven --- Changes in v4: - none Changes in v3: - collected tags Changes in v2: - none arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi b/arch/arm64/boot= /dts/renesas/rzg3s-smarc.dtsi index 5e044a4d0234..6e9e78aca0b0 100644 --- a/arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi +++ b/arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi @@ -132,6 +132,12 @@ power-monitor@44 { }; }; =20 +&pcie { + pinctrl-0 =3D <&pcie_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + &pinctrl { audio_clock_pins: audio-clock { pins =3D "AUDIO_CLK1", "AUDIO_CLK2"; @@ -159,6 +165,11 @@ key-3-gpio-hog { line-name =3D "key-3-gpio-irq"; }; =20 + pcie_pins: pcie { + pinmux =3D , /* PCIE_RST_OUT_B */ + ; /* PCIE_CLKREQ_B */ + }; + scif0_pins: scif0 { pinmux =3D , /* RXD */ ; /* TXD */ --=20 2.43.0 From nobody Thu Oct 2 18:23:22 2025 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C31EC30C62D for ; Fri, 12 Sep 2025 12:25:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679903; cv=none; b=SjiT4hBRC1MezXfbfek8J+QQFWvlMVWLRz8HxBc+h+nefMjKpNEoVl70YO+WKSWqTlXfvQvW1Vq10sSaaQTJWhYU/qqHFwajjZTqFijxcLWsCxUi0GNqxNue+dHEKdB1gtrYEkpQYNzb3859qNqRDz6Kbexofgr++RDvOEJM428= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757679903; c=relaxed/simple; bh=rlU12FG+4sUq0XnXmaxg6zY2V7ONJn4T+IfJgTnkVPc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=D/f4yF3vpTv1egT7JRt623r0y+0Qj2ePPgllWa2YBBuAFefiRKphGy/BOfFu2w9TtEtYf5zZ4hbFtL0MyLcNZ+GNUPdBvVtjmFsYOxqyYk7bPxYenjpRcdTbqX3V9saZulrJSGHdIfdFJh8RA2PYbTJ6lra428cv2J0GPTOHzkE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=UuT9PLWb; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="UuT9PLWb" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-3e2055ce973so1041855f8f.0 for ; Fri, 12 Sep 2025 05:25:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1757679900; x=1758284700; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=md5nkDmRRh2gMN/cfSkiCbamlknh5oiGopcdy0QJF8Y=; b=UuT9PLWb2lfWbAIh0WkT7qwgzoW0KT8KC3XMLU9NE5FRaozLRPm4CS8L6q7a35uSL9 49+DAdxtYhNJIrCiw6sz3BYnCMkDSu0MIquWtcQAyeAOnLMJF+LNcb0dvIgsKZpYhXs9 5oq1c5B8AZL9zrdbYBR21Q/Bn9wbOSsKvzA1WbREOC5qmtIDZ3eHZslt/6rKxr9Htf4i g7JJrb3SosqooP9y2AuPB+hZdsII1wlGE7kHcYf25imF9A1TmriSUzDLPyC6GDLCKGu6 8jQbaSkmnJCymmITs7rPIi9serU0ipAcFhuoSMuSm2EKES7uZKHNzpd2e+Y8WVA77jtZ hAJA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757679900; x=1758284700; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=md5nkDmRRh2gMN/cfSkiCbamlknh5oiGopcdy0QJF8Y=; b=Kjp2yC94Ufple2P+07UR3Xamzn2prS7mGtiiSyMJT/3mOIwWhe1CQDwtTdLmZE6m/+ G/wstWc1IngcxVPwJfTBANEsenUWLJ9CixatG9Zsh85c7o/ycQ3dURbt3Jaz255/Mqen IRIKsGEIGkpF4/3GckA9WefJwCQMFpqoXJ/TKBOru71e9Ws8TmPF2lH+vkFpoOh0QFmF /TbwelLDVjNtLKd8g9BYwkH/GAm7h092hO49R4orXmcwNERv3XObtfY078Xcpto7Nkr0 e4HTlm0xgJTt6AMbn4qxrSxLCDViBunYutlRWVaQQPuPzfaaU+1wHvYDjeWjiFGmN0qt ujTg== X-Forwarded-Encrypted: i=1; AJvYcCWG9enWK7NgDc01RU651jdV7bBSfjTlIC59HsoLrqk5tcKnxh2xnq6TZJBVuJHnap+XEIPxbxRAVOMD7X8=@vger.kernel.org X-Gm-Message-State: AOJu0YxaSRqK4XsGNgEPutuA1WNT75V8EkO2oak0H/8DxJsrkHbKZHaf yAyslHR3kVeW/e+IZRofbxy8YWYFVc/vKFtr1auRlSI9Rr0IuuDzb6hclVSoaDluJ94= X-Gm-Gg: ASbGncvc0lHfKi7cZmfp/pXLgV4MQ9dqWWdzXoBVOGKlv0w3yl8B21LoLni4LVmOBxt DtUJSpvGItEd3wB6Dv4kgySEMDnXk4LXBVLuRWSNnLkWDnLSr/Woa4V50W4FlPut4EqzdrmlZ99 rkWnRFTD/ncegY+X6/ZYQa4FDNQ0CvTOi/24LfcH57gO/c4hcUdtvMlMWrmRNl1qWJRmTiFNc1s PaVjXIrFJS48Re+qimnPX6jMYRN54r4FJSmCNVNFcC2DO3JscMNZwS59wcdPtzEh/iooTSrcQgc xdbabQlATdpndoszrgzxkiyrP6Lj7Uso64eQ/bfli7kGSFx2ISOf8gSqSvpIAfHkOsLZKl+JNOJ 3TT7OEK+0zogye0fJcpDnq35ysqnK1Z4AgduWGxuOm2nmH477vlMC X-Google-Smtp-Source: AGHT+IFeFgkWbvNLPP6zQb3x+mqbY/nkKchmA7T4My9baxdYYpQETFEEocYlizuFZpzNAgPRzsrfUw== X-Received: by 2002:a05:6000:240b:b0:3e7:6457:ca85 with SMTP id ffacd0b85a97d-3e765781280mr3017656f8f.5.1757679899686; Fri, 12 Sep 2025 05:24:59 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.153]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607770c2sm6320091f8f.8.2025.09.12.05.24.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Sep 2025 05:24:59 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: bhelgaas@google.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pci@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Claudiu Beznea , Wolfram Sang Subject: [PATCH v4 6/6] arm64: defconfig: Enable PCIe for the Renesas RZ/G3S SoC Date: Fri, 12 Sep 2025 15:24:44 +0300 Message-ID: <20250912122444.3870284-7-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> References: <20250912122444.3870284-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea Enable PCIe for the Renesas RZ/G3S SoC. Tested-by: Wolfram Sang Signed-off-by: Claudiu Beznea --- Changes in v4: - made it builtin Changes in v3: - collected tags Changes in v2: - none arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5dcf36e99cd2..ca731843a9ba 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -230,6 +230,7 @@ CONFIG_PCIE_MEDIATEK_GEN3=3Dm CONFIG_PCI_TEGRA=3Dy CONFIG_PCIE_RCAR_HOST=3Dy CONFIG_PCIE_RCAR_EP=3Dy +CONFIG_PCIE_RENESAS_RZG3S_HOST=3Dy CONFIG_PCIE_ROCKCHIP_HOST=3Dm CONFIG_PCI_XGENE=3Dy CONFIG_PCI_IMX6_HOST=3Dy --=20 2.43.0