From nobody Thu Oct 2 18:19:16 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D15D5221F09; Fri, 12 Sep 2025 15:20:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757690448; cv=none; b=bMMhlW+rhAB85Kn07w4kp6Oo5KNvLXi/6BEsjkW2MGpLmqzgP9Mv5dMlJpFLl5wVjDQlPWf9BPm69Owk9q+d24Eo8ZYEHjemUB7rhtwFwrR7AbrVGxyeb3pcjFAcruauVImeBVtIl9y48FKuJCL78F5QgFy2K+GyRcU2GmiiYEE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757690448; c=relaxed/simple; bh=EowueBH13afyhHw0x35ZaBsQnVFwIQtLnlxE2AUV2QM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=A1ib6QY+Fq2YGTLPJ0NnydjEXhOiMMfDWwihutvVpmVzlO+CJ6ZXfGdBPn1Er1dZDBNXko0YM6wGSgpL6eiM/RtP4tZ590QZGS+ukYzvItxl9S3EPMP1Cs4h5TAYG85uhR7NLwZhY2pKI3BlK3m8s8IEhgMVrTSkFSj5aXwOQKU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=e5AzChtf; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="e5AzChtf" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58CBBIMd017441; Fri, 12 Sep 2025 15:20:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= WPH6z//bhBcwko48CLC/GzX4ytWo/uGOLEs1WXQBAw0=; b=e5AzChtf709cOwXf mhvQj0zZs8gWUj0Mqlk2lW1+4hI0+QPBHJKQFNSUvQX7q6xbUiCxuvssbXQu+as3 AExs5ZhcmmlQgvb6SHrwyT7YZ6u8r2HlLG4IwipvY0LalGF9g95ZgS7sqstEQVx7 eFkihtdmphadLcMFTb8EZUkU3x9+KQfZVo01N4IblFlO8JQdzL2JGizBmQQmAoOG R6+668wlEIVXWPCWBMtLzxhr3BvDzNKwY/KX8nQCSkj0RawrFRTrtEfxVH8DRLNC AcJ83lmWEI/6RjfPBTd5HL2i44LaCiT0g6tzoMrgwlJIv9Qa6gpGoL1c5RISxc+9 d9RPzw== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 494jdx0kyv-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 12 Sep 2025 15:20:43 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58CFKgb4022109 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 12 Sep 2025 15:20:42 GMT Received: from cse-cd01-lnx.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Fri, 12 Sep 2025 08:20:38 -0700 From: Wenmeng Liu Date: Fri, 12 Sep 2025 23:19:25 +0800 Subject: [PATCH v6 1/3] dt-bindings: i2c: qcom-cci: Document sa8775p compatible Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250912-camss_rb8-v6-1-c9a6c3d67392@oss.qualcomm.com> References: <20250912-camss_rb8-v6-0-c9a6c3d67392@oss.qualcomm.com> In-Reply-To: <20250912-camss_rb8-v6-0-c9a6c3d67392@oss.qualcomm.com> To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , CC: , , , , , Wenmeng Liu X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1757690432; l=1125; i=wenmeng.liu@oss.qualcomm.com; s=20250211; h=from:subject:message-id; bh=PPvQswfv1qdhCjB6MEIyVjCke2cJxHLG29LrkfkdGFQ=; b=oz0xg+AOfdxxEINe5uhFoA9XWDTtNlYjbaCr7zinhjKU9C/wArVLnb8jidHBn1Ecm4GceqJhR pGgxh3qrZqEBRgXEoyuzY/issl5utQ21u6R1OLzGwKcgFZzQJBrjp8S X-Developer-Key: i=wenmeng.liu@oss.qualcomm.com; a=ed25519; pk=PTegr3w0f1C9dOSL6CUdJR5+u+X/4vsW7VMfwIMeMXQ= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTEyMDEwNiBTYWx0ZWRfX8eO0nU9tz6kQ bKLLroBUzY4t/q8zgO6zcGDsCM0iCOAZX4dKi7+K7QcWMH7+Ulh59h0SmpqmqoFvK7FkA6Ozwmm EPSgW0DyF9jKYjqBTawuTHH4ijNtxS8qlceqpNKL3detBLZWUtQ/rwbCo4Zsa45xMYjQrIty7Tf nurIRXSG2viVHR3M+Eeh6AOtGJhXwx4UxsNqJy1ZeMmC72T49SkKS6BMpIrIA6Z3BhVDYt1eHFW JOHroa+o8aPv7NadOBTpL+KFGQ14gBwHD3QPidV63fA5BZeNucFANFWv+plvpqiooS9fwIuKpaP EhAsBS2zSJQ7HYw4VipxQxS7xokFwVcEOq7RHgwK+saBb/wjJN3MvWYDcvLRd7OIpi5bmSyeR08 piUCYEO5 X-Proofpoint-GUID: sGHpxvwN_WNMMaCZ5709nMPdb-pK4IZN X-Authority-Analysis: v=2.4 cv=JMM7s9Kb c=1 sm=1 tr=0 ts=68c43a4b cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=KKAkSRfTAAAA:8 a=phzA4CzYhpZqrDFsW3YA:9 a=QEXdDO2ut3YA:10 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: sGHpxvwN_WNMMaCZ5709nMPdb-pK4IZN X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-12_05,2025-09-12_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 bulkscore=0 clxscore=1015 suspectscore=0 impostorscore=0 malwarescore=0 priorityscore=1501 spamscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509120106 From: Wenmeng Liu Add the sa8775p CCI device string compatible. Acked-by: Rob Herring (Arm) Reviewed-by: Bryan O'Donoghue Signed-off-by: Wenmeng Liu --- Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml b/Docu= mentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml index 73144473b9b24e574bfc6bd7d8908f2f3895e087..54441a638da2b7feb4474126481= 0d7a0de319858 100644 --- a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml +++ b/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml @@ -25,6 +25,7 @@ properties: =20 - items: - enum: + - qcom,sa8775p-cci - qcom,sc7280-cci - qcom,sc8280xp-cci - qcom,sdm670-cci @@ -223,6 +224,7 @@ allOf: compatible: contains: enum: + - qcom,sa8775p-cci - qcom,sm8550-cci - qcom,sm8650-cci - qcom,x1e80100-cci --=20 2.34.1 From nobody Thu Oct 2 18:19:16 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 96048219E8C; Fri, 12 Sep 2025 15:20:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757690453; cv=none; b=ZL4vltCak1N81CRlpiDCVUZzroOgo6x79wnnfrakZPfWXnt6vsOuz3hU21stjNYeYDnHeaVQ6jGr/d8L08RrrpiCQyVNRG8O6+VVlF//QcrOjHYQHwNu0iQ+AOvU7ZhUawWvj4Rc2V1yOu0bFYNH5M4qIG85cOY264X48aL4as4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757690453; c=relaxed/simple; bh=2EkqY1wSGOeXTZr6CzX2CCDwCLCGv0vhq9/LW1A1O3M=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=tEjy8w8RkzeR2YTZcmJfur9AwIgWJQRM8SR4rtzmKUBZq3amUp+wT1iE5q2HhfvOXRO6yN1GqFeMMrAlZsTRAugPy8Q6VyIYBqUMdGJBAbcKjHGrMApCwdobKnLcWcA/TshXF4SP60N+WkbsB1/4r7iZemKlJk71ZoMflCMJSYE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=A9yA8bDs; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="A9yA8bDs" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58C9fDgw018545; Fri, 12 Sep 2025 15:20:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= /NkjGh6hF0FlJ4kI1UjgPaYJx5XNzsI3ZlLaNNAjWpQ=; b=A9yA8bDseqVyyEFa MLageemE/t1E+sFVs0Gr2SvYlcRwq127XP81EOGl6u0TseSVSDrItH7J2pJM8ca6 oCisltOrhz031KpbT4t0YTPoXKO2Nu5P0WpEe6wTozwY21YyrzKynAZF3fmHMaGT sOe7Bg7XaOxGoLREJNflgXvd7VAAtOdUFGgFErJCpdelbIhyu9Bhukz4RZ18BLco cmO/F/LE5J0edggMisVK8t8tTFeulwd5ke6NYLHabPVfleapbefD2J7iA4bEdv1z SHUj47p4nx5XC7ZHzKmfT1reAJyj87rGFrqziNjgmfD+HXBY2elMtO1nUNuQ/VaU 5gZkmA== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 490e8am1nw-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 12 Sep 2025 15:20:47 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58CFKk34005104 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 12 Sep 2025 15:20:46 GMT Received: from cse-cd01-lnx.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Fri, 12 Sep 2025 08:20:42 -0700 From: Wenmeng Liu Date: Fri, 12 Sep 2025 23:19:26 +0800 Subject: [PATCH v6 2/3] arm64: dts: qcom: sa8775p: Add CCI definitions Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250912-camss_rb8-v6-2-c9a6c3d67392@oss.qualcomm.com> References: <20250912-camss_rb8-v6-0-c9a6c3d67392@oss.qualcomm.com> In-Reply-To: <20250912-camss_rb8-v6-0-c9a6c3d67392@oss.qualcomm.com> To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , CC: , , , , , Wenmeng Liu , Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1757690433; l=7540; i=wenmeng.liu@oss.qualcomm.com; s=20250211; h=from:subject:message-id; bh=CTQ2uJ0gKKGjYzMxUF7lMEm0aencAk/Qhedf6jIlwFc=; b=10XHWNMBRMVSkXdoareBK1qljpWcXqYO+iQkSnL4HAHM7qgNd+g+ZoRxxNyKPmiB7RhICloEr ZKKAOHnLGFsCbMV8v9sNYO2qDALxta+DdTfrG+4ZDKEwKaTUIBQCyTz X-Developer-Key: i=wenmeng.liu@oss.qualcomm.com; a=ed25519; pk=PTegr3w0f1C9dOSL6CUdJR5+u+X/4vsW7VMfwIMeMXQ= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=H7Dbw/Yi c=1 sm=1 tr=0 ts=68c43a4f cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=EUspDBNiAAAA:8 a=KKAkSRfTAAAA:8 a=CFfrEA4lfVCQpy_kl8YA:9 a=QEXdDO2ut3YA:10 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: XJ-ilaxgh_fiuvh15Jvq1txU620fzx5g X-Proofpoint-ORIG-GUID: XJ-ilaxgh_fiuvh15Jvq1txU620fzx5g X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA2MDAzOSBTYWx0ZWRfXyFeZFB9dIGJg OE9mkg+OmAdb6dfK227iYxUnPaoUFWaiGhBO2uOLy3ln631S28/T6NwdT/kaJZ+vMolyyBqz4PK AUzi5ACnQ+I/7SPYm5YMZa4eOkRTS6D2lsHb2MfU+BK+7o7D4mqjRKtn1j8ycdLJYvcd8C3ti4R 4AvmJG7weiGZLhujSloUPsBojFetTgXdIr9HTdDWVjkBFOhy8k0JfU+57keae5g+57xPQwTlNuh g2Mqm6ajLuO1pUriPb1fHKO8VEpncrNbvqCIiNQzbx5w89fEgjJfZbK1r3Qy+xaAy0aJGKWo0sw /GD81PmwriknIX7NeQsaw6ctBhorBGIOszDNTfiQsPl17lv1olNWOy9xuYLID7uQGF+Fc6F2a73 TOuDe7uz X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-12_05,2025-09-12_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 bulkscore=0 impostorscore=0 adultscore=0 phishscore=0 clxscore=1015 suspectscore=0 priorityscore=1501 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509060039 From: Wenmeng Liu Qualcomm SA8775P SoC contains 4 Camera Control Interface controllers. Reviewed-by: Bryan O'Donoghue Reviewed-by: Konrad Dybcio Signed-off-by: Wenmeng Liu --- arch/arm64/boot/dts/qcom/lemans.dtsi | 268 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 268 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans.dtsi b/arch/arm64/boot/dts/qco= m/lemans.dtsi index 3246ba05a88cd4979de70e1a3c3db3cd5c894379..f557cf1f2bb54fd8d92e910fb6b= fd17f39a1dd4f 100644 --- a/arch/arm64/boot/dts/qcom/lemans.dtsi +++ b/arch/arm64/boot/dts/qcom/lemans.dtsi @@ -4358,6 +4358,162 @@ videocc: clock-controller@abf0000 { #power-domain-cells =3D <1>; }; =20 + cci0: cci@ac13000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac13000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_0_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci0_0_default &cci0_1_default>; + pinctrl-1 =3D <&cci0_0_sleep &cci0_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci0_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci0_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci1: cci@ac14000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac14000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_1_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci1_0_default &cci1_1_default>; + pinctrl-1 =3D <&cci1_0_sleep &cci1_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci1_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci1_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci2: cci@ac15000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac15000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_2_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci2_0_default &cci2_1_default>; + pinctrl-1 =3D <&cci2_0_sleep &cci2_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci2_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci2_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci3: cci@ac16000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac16000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_3_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci3_0_default &cci3_1_default>; + pinctrl-1 =3D <&cci3_0_sleep &cci3_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci3_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci3_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + camss: isp@ac78000 { compatible =3D "qcom,sa8775p-camss"; =20 @@ -5201,6 +5357,118 @@ dp1_hot_plug_det: dp1-hot-plug-det-state { bias-disable; }; =20 + cci0_0_default: cci0-0-default-state { + pins =3D "gpio60", "gpio61"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci0_0_sleep: cci0-0-sleep-state { + pins =3D "gpio60", "gpio61"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci0_1_default: cci0-1-default-state { + pins =3D "gpio52", "gpio53"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci0_1_sleep: cci0-1-sleep-state { + pins =3D "gpio52", "gpio53"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci1_0_default: cci1-0-default-state { + pins =3D "gpio62", "gpio63"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci1_0_sleep: cci1-0-sleep-state { + pins =3D "gpio62", "gpio63"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci1_1_default: cci1-1-default-state { + pins =3D "gpio54", "gpio55"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci1_1_sleep: cci1-1-sleep-state { + pins =3D "gpio54", "gpio55"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci2_0_default: cci2-0-default-state { + pins =3D "gpio64", "gpio65"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci2_0_sleep: cci2-0-sleep-state { + pins =3D "gpio64", "gpio65"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci2_1_default: cci2-1-default-state { + pins =3D "gpio56", "gpio57"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci2_1_sleep: cci2-1-sleep-state { + pins =3D "gpio56", "gpio57"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci3_0_default: cci3-0-default-state { + pins =3D "gpio66", "gpio67"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci3_0_sleep: cci3-0-sleep-state { + pins =3D "gpio66", "gpio67"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci3_1_default: cci3-1-default-state { + pins =3D "gpio58", "gpio59"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci3_1_sleep: cci3-1-sleep-state { + pins =3D "gpio58", "gpio59"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + qup_i2c0_default: qup-i2c0-state { pins =3D "gpio20", "gpio21"; function =3D "qup0_se0"; --=20 2.34.1 From nobody Thu Oct 2 18:19:16 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EA4393128D9; Fri, 12 Sep 2025 15:20:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757690457; cv=none; b=cfYQS9KhxG8aEN/XIWXCsViZBxwhvqVJxCDHDIy61bOA5u5w2NtbAJLj43s7p/aGtajrZoJSnO4JCBs0OsQtAJALOtsEaNHYyKYCnCZ8OqI8JSy9sVRk/DAJ5svEPtT0mb1bI9mk3zfsXYLkcLGCgq9trWWHwjwXhriwKRq1vB0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757690457; c=relaxed/simple; bh=ZExld5NlfLaYJJS6avDhNG0mHf+xckBbTIdqFGBnIQI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=WpmLH7B8te5qKBnYQK1d9l/3X9rh5kSIKtl0gQwW8+OtqBrRvk4t01OUsdvHdKYUBrBAwR5Rr784uT5+mWVrzerc2lUnYTE4baost+oVpPGs6LjiIcACl2WsU/5UaVpNAN4/C2wvR6StaNMl+TxA23MLBlVj2TZcp0uCyjAy/TM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ZsbtMqog; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ZsbtMqog" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58C9fDgK015058; Fri, 12 Sep 2025 15:20:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= AKcUn67qkiyXMHku1I6F0LmB7yuk5akinxcDQ3gCNTY=; b=ZsbtMqogVUSvzdxH cI+0SqW3W32Pqs9rqQl7Yw7iGUHjrASe7520JHcwHkORrKzP3tTjxoJJ4XwMOS6G B4/jGOhSW7eCFops8p4OK06oSXtvCZPTTPibnwcakFr600tX/jNwnekWOBLb6S4A cddcWjMaoPmS19lUjwGnbYeHsjAHGv1VeYugkT4faNTczWVy9HotxwOsl/00SWD/ M4Bc/FhLDQCDg12RA5l5wpmYOMWGi9DMfoDdVLJHgcFUTTgvUsQWW87Z76/PnMfe gYTc8rtnRTdTfr2kHpNDH3ubFQ7kFOe+anKnMP3EwahQgOypC3YLhpKMHVDNhDGh 4IJp8w== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 490aapvad7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 12 Sep 2025 15:20:52 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58CFKpFx016971 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 12 Sep 2025 15:20:51 GMT Received: from cse-cd01-lnx.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Fri, 12 Sep 2025 08:20:46 -0700 From: Wenmeng Liu Date: Fri, 12 Sep 2025 23:19:27 +0800 Subject: [PATCH v6 3/3] arm64: dts: qcom: lemans-evk-camera: Add DT overlay Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250912-camss_rb8-v6-3-c9a6c3d67392@oss.qualcomm.com> References: <20250912-camss_rb8-v6-0-c9a6c3d67392@oss.qualcomm.com> In-Reply-To: <20250912-camss_rb8-v6-0-c9a6c3d67392@oss.qualcomm.com> To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , CC: , , , , , Wenmeng Liu , Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1757690433; l=3754; i=wenmeng.liu@oss.qualcomm.com; s=20250211; h=from:subject:message-id; bh=PiXcy2dl2ytrYvBUkeqv8nnU7EHei9uFX/GLijOxy48=; b=R6vkkUN8DYwclL4RrDjzVIwJ7KXKsyLJNQYFe95g7dnp+vFxT8cbnIqQHGwLmKV/ts4eQgh2I zN0tyvqzz0cBZXZU1aOH4Rn839uEeQEymjfR0hnj7krdfqdWX1M9FOK X-Developer-Key: i=wenmeng.liu@oss.qualcomm.com; a=ed25519; pk=PTegr3w0f1C9dOSL6CUdJR5+u+X/4vsW7VMfwIMeMXQ= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=eMETjGp1 c=1 sm=1 tr=0 ts=68c43a54 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=EUspDBNiAAAA:8 a=KKAkSRfTAAAA:8 a=1OdwwFm9_eCMZ30vL7wA:9 a=QEXdDO2ut3YA:10 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: 7i3DzHer4Ur-udyZvjcheA09IL5ahnRq X-Proofpoint-ORIG-GUID: 7i3DzHer4Ur-udyZvjcheA09IL5ahnRq X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA2MDAwMCBTYWx0ZWRfXxfKEaGoZUPSf TPN9kFFVUrW8YNRSoRQscs3jV3IG2mpS3kZdm9PHNdi8Tr3Zf/iTtYvFo1DSYAXJsysYzVSRREC 4zIr7Uq2q+uwXXeyUHoX88eFDgavVoAKa8C8XQcR/a+FlSPmOSRMYLUNYw2xYZZPwOY1KBH7NdI 5n3EKSm46lAiH+VkY2RwVfGiM6SjdUWbwxdfQKV9F93J5wVPrV7ohMvrJDqJ/eMXnK1CmHUTkKH q8ughsH8BdWxymitEOHXcxmYMVi2r2EbVHF4xN9tmYmAPnu5qdeUdPFPiaclySv/dIOr+/kvoOz pwSiKTLbjGtSGMI5RnQ/2HE9Z4Y81D0btdd/TBRTIpUh5dOeMzfaAONsR3roP9PBfa2rSS+R9s0 l6hdZQV/ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-12_05,2025-09-12_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 priorityscore=1501 malwarescore=0 clxscore=1015 adultscore=0 bulkscore=0 phishscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509060000 From: Wenmeng Liu Enable IMX577 via CCI1 on LeMans EVK Core Kit. The LeMans EVK board does not include a camera sensor by default, this overlay reflects the possibility of attaching an optional camera sensor. For this reason, the camera sensor configuration is placed in lemans-evk-camera.dtso, rather than modifying the base lemans-evk.dts. Reviewed-by: Bryan O'Donoghue Reviewed-by: Konrad Dybcio Signed-off-by: Wenmeng Liu --- arch/arm64/boot/dts/qcom/Makefile | 4 + .../dts/qcom/lemans-evk-camera-csi1-imx577.dtso | 97 ++++++++++++++++++= ++++ 2 files changed, 101 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 0a7c308dec365263bbb7aa5f5cd306dbeacfd3f1..b0f39e56d06954e382c7d51623b= b315cf15f1bdf 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -30,6 +30,10 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp449.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp453.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp454.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D lemans-evk.dtb + +lemans-evk-camera-csi1-imx577-dtbs :=3D lemans-evk.dtb lemans-evk-camera-c= si1-imx577.dtbo + +dtb-$(CONFIG_ARCH_QCOM) +=3D lemans-evk-camera-csi1-imx577.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8216-samsung-fortuna3g.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-acer-a1-724.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-alcatel-idol347.dtb diff --git a/arch/arm64/boot/dts/qcom/lemans-evk-camera-csi1-imx577.dtso b/= arch/arm64/boot/dts/qcom/lemans-evk-camera-csi1-imx577.dtso new file mode 100644 index 0000000000000000000000000000000000000000..769befadd4e47d25c376dffab35= 46b78ce656aad --- /dev/null +++ b/arch/arm64/boot/dts/qcom/lemans-evk-camera-csi1-imx577.dtso @@ -0,0 +1,97 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; +/plugin/; + +#include +#include + +&{/} { + vreg_cam1_1p8: regulator-cam1 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_cam1"; + startup-delay-us =3D <10000>; + enable-active-high; + gpio =3D <&pmm8654au_0_gpios 8 GPIO_ACTIVE_HIGH>; + }; +}; + +&camss { + vdda-pll-supply =3D <&vreg_l1c>; + vdda-phy-supply =3D <&vreg_l4a>; + + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + csiphy1_ep: endpoint { + clock-lanes =3D <7>; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&imx577_ep1>; + }; + }; + }; +}; + +&cci1 { + pinctrl-0 =3D <&cci1_0_default>; + pinctrl-1 =3D <&cci1_0_sleep>; + + status =3D "okay"; +}; + +&cci1_i2c0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + + camera@1a { + compatible =3D "sony,imx577"; + reg =3D <0x1a>; + + reset-gpios =3D <&tlmm 133 GPIO_ACTIVE_LOW>; + pinctrl-0 =3D <&cam1_default>; + pinctrl-names =3D "default"; + + clocks =3D <&camcc CAM_CC_MCLK1_CLK>; + assigned-clocks =3D <&camcc CAM_CC_MCLK1_CLK>; + assigned-clock-rates =3D <24000000>; + + dovdd-supply =3D <&vreg_s4a>; + avdd-supply =3D <&vreg_cam1_1p8>; + + port { + imx577_ep1: endpoint { + clock-lanes =3D <7>; + link-frequencies =3D /bits/ 64 <600000000>; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&csiphy1_ep>; + }; + }; + }; +}; + +&tlmm { + cam1_default: cam1-default-state { + mclk-pins { + pins =3D "gpio73"; + function =3D "cam_mclk"; + drive-strength =3D <2>; + bias-disable; + }; + + rst-pins { + pins =3D "gpio133"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + }; +}; --=20 2.34.1