From nobody Thu Oct 2 19:26:04 2025 Received: from mail-pf1-f180.google.com (mail-pf1-f180.google.com [209.85.210.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8D4282F49FE for ; Thu, 11 Sep 2025 22:48:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757630895; cv=none; b=ukHINOC823ZSHw1dCCVwE8mNXb/9RyW8TEwSe6OSiMk1CkGu4WYZm9/WQfu41ngEv9i6hQveeuBw+ciVv42bTZzwAqeqHejavL4Z0sjAkxuAFCu8GBMeT4QwOroVt9YIouwzmmQPsEFFaTCiUC4zXogZWyoMaW2N43xxo1Nt4QY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757630895; c=relaxed/simple; bh=QcpX55h5PJAVRTi11X7cV7Fa6uhEGt7e9rcElHyaW0s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=gjsKgQ6Y0gMHYXpHhFiby2lT7M0zLGqk2lv6qeJEqGTRCKLXQsMhz8xvXneJPLJsR6hfxj596ozLyfgKTRV+MuhYMq6zyCIrVPhEj10f5wcfQgkFJanG4Rhsx3Pkr0+BpaispLYseYDp2tsRhKVM/vC28lsYnpKWoRIFkIBKbos= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=l3zSV+Ou; arc=none smtp.client-ip=209.85.210.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="l3zSV+Ou" Received: by mail-pf1-f180.google.com with SMTP id d2e1a72fcca58-77238a3101fso997149b3a.0 for ; Thu, 11 Sep 2025 15:48:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757630892; x=1758235692; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fbysr8Q057thi5IBavhGuNL0Ocl+NxTnsfRHbgFg4WQ=; b=l3zSV+OuLXdjn5P3ssELWuix9ApQyb+TUCfUacpc0Br0DUO/XHS6Lg+9SKxE53rJQ7 ETt4d+rctGHclg1W+BSEhJLnZYuOOyYJ+RfVv9i9VGS6KGXSFlJ0QI1+FQlVJF9qZ+mX M8M14VRPK9rAI9f0ZjzoRm2077806tuYjJGrCBuHmesM4jnIPQnIVwZfNTApk77OTrjM ckFiY0IN+STqZQDRoz84dRQ3zLEojz7GCrNXt62Nb8fA/dwoMWVnB0UUgFB3Zc44Ci/A G0mXL+/xn3ssvCLuGrQghMmRN+mNUHck1cpzjsN9L2lYwWhES8iXbe00V8zMFUDwEJy+ YmjA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757630892; x=1758235692; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fbysr8Q057thi5IBavhGuNL0Ocl+NxTnsfRHbgFg4WQ=; b=GmKCneciI2GKl1fSsKcZFwoRrSH+bBViAQJiQKmLYPrjxjQCdmDlb1p85bKQq0yvLg tcWILf+iRmjXXcTEb8MR5sS5O3LGSDMqjUujECosK9g0VM9miFbLWXExe/118p8eX/jM 7hCkcT1Tff9c82WoPC45yVJP7NouWZwenoNC7PhOnG+EJ+Ok1G3wyc34ClRJLvp7Hu9l AGLjD1Ga1mpTbsMAjrooC5s6NPNLdzJQKWda3r7cuOqSG8JTOu/00QH1d4m7QzH+Wygk bQKgLqThWFwMYvH5XqUQy9NuG2XYbOwE+Ndw7N86t5PJaiGZmGnHgqIt/7Dul3fTGlGy IaSQ== X-Forwarded-Encrypted: i=1; AJvYcCV6AwmtDtee+xHgVSrobS0EbP4kCchPp1X3sLd7dKEiBUKWgMG47URqDR2EDMmry4/28XoU3Un4N94f5aM=@vger.kernel.org X-Gm-Message-State: AOJu0YyOQ/tYiP7e9SYHDEqFwnJZtLAoPCt6AZGxhjfKIXNJLhf8N3OW g3xigcAuzcVpUmmzXoy6Xte4EmQb9VwenX6feXsyR/tcocAic88YHQHU X-Gm-Gg: ASbGncu4ws7h1416YTdXGPR1/3mWVLvILp5UEeW1y/pFekMZaXhHBGi0uG7bN54rtzh xtCXqGPqqyP+HRh8zmG9V80wna0imvcX4/s3zzBFRvbZLamJTRpwiVkhswulNDnxAucAtn8NMQD xYuAnj6Y4GLr0q9JW61B2eKWjjJhgPdgxMf611PGVCwBdFpho/bsVAElT2qnjILdqGutEGVkwfU wUZtZNBdPrP4AkUPAOdXGNnjAhFdio6Z5BjZ3zZI4EZ8tmBEZ4HkNR77njAzh6QzqpJgLyK0XtD GVhe1jffn3x+aWbCMhkmUMYCxuSwfiUiW3ro4d66TphNb5HKefTA2cTQoWlOFrSKekAi4zn+jsh 1TxNvyxjMeWJG7wtONZpauuOiPIK7og== X-Google-Smtp-Source: AGHT+IEsEbaCE7mQrB7/KT/rHsKRWCFdx3AEeQOQJqEAthJm9OsYM/loTwHARu2FBafUWR1y3AsUXQ== X-Received: by 2002:a05:6a00:140f:b0:76b:c882:e0a with SMTP id d2e1a72fcca58-77612060a69mr910226b3a.5.1757630891649; Thu, 11 Sep 2025 15:48:11 -0700 (PDT) Received: from archlinux ([152.245.61.23]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-77607a4a24esm3172314b3a.40.2025.09.11.15.48.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Sep 2025 15:48:11 -0700 (PDT) From: =?UTF-8?q?Eric=20Gon=C3=A7alves?= To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, =?UTF-8?q?Eric=20Gon=C3=A7alves?= Subject: [RESEND PATCH v8 1/1] arm64: dts: qcom: add initial support for Samsung Galaxy S22 Date: Thu, 11 Sep 2025 22:47:29 +0000 Message-ID: <20250911224734.51415-2-ghatto404@gmail.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20250911224734.51415-1-ghatto404@gmail.com> References: <20250911224734.51415-1-ghatto404@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Add new device support for the Samsung Galaxy S22 (SM-S901E) phone What works: - SimpleFB - USB Signed-off-by: Eric Gon=C3=A7alves --- arch/arm64/boot/dts/qcom/Makefile | 1 + .../boot/dts/qcom/sm8450-samsung-r0q.dts | 145 ++++++++++++++++++ 2 files changed, 146 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/sm8450-samsung-r0q.dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 94a84770b080..d311e637327e 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -285,6 +285,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D sm8350-sony-xperia-sagami-= pdx214.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8350-sony-xperia-sagami-pdx215.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8450-hdk.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8450-qrd.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D sm8450-samsung-r0q.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8450-sony-xperia-nagara-pdx223.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8450-sony-xperia-nagara-pdx224.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm8550-hdk.dtb diff --git a/arch/arm64/boot/dts/qcom/sm8450-samsung-r0q.dts b/arch/arm64/b= oot/dts/qcom/sm8450-samsung-r0q.dts new file mode 100644 index 000000000000..b7533c2287b7 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/sm8450-samsung-r0q.dts @@ -0,0 +1,145 @@ +// SPDX-License-Identifier: GPL-2.0-only + +/dts-v1/; + +#include + +#include "sm8450.dtsi" +#include "pm8350.dtsi" +#include "pm8350c.dtsi" + +/ { + model =3D "Samsung Galaxy S22 5G"; + compatible =3D "samsung,r0q", "qcom,sm8450"; + chassis-type =3D "handset"; + + chosen { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + framebuffer: framebuffer@b8000000 { + compatible =3D "simple-framebuffer"; + reg =3D <0x0 0xb8000000 0x0 0x2b00000>; + width =3D <1080>; + height =3D <2340>; + stride =3D <(1080 * 4)>; + format =3D "a8r8g8b8"; + }; + }; + + vph_pwr: vph-pwr-regulator { + compatible =3D "regulator-fixed"; + regulator-name =3D "vph_pwr"; + regulator-min-microvolt =3D <3700000>; + regulator-max-microvolt =3D <3700000>; + regulator-always-on; + regulator-boot-on; + }; + + reserved-memory { + /* + * The bootloader will only keep display hardware enabled + * if this memory region is named exactly 'splash_region' + */ + splash-region@b8000000 { + reg =3D <0x0 0xb8000000 0x0 0x2b00000>; + no-map; + }; + }; +}; + +&apps_rsc { + regulators-0 { + compatible =3D "qcom,pm8350-rpmh-regulators"; + qcom,pmic-id =3D "b"; + + vdd-s1-supply =3D <&vph_pwr>; + vdd-s2-supply =3D <&vph_pwr>; + vdd-s3-supply =3D <&vph_pwr>; + vdd-s4-supply =3D <&vph_pwr>; + vdd-s5-supply =3D <&vph_pwr>; + vdd-s6-supply =3D <&vph_pwr>; + vdd-s7-supply =3D <&vph_pwr>; + vdd-s8-supply =3D <&vph_pwr>; + vdd-s9-supply =3D <&vph_pwr>; + vdd-s10-supply =3D <&vph_pwr>; + vdd-s11-supply =3D <&vph_pwr>; + vdd-s12-supply =3D <&vph_pwr>; + + vdd-l2-l7-supply =3D <&vreg_bob>; + vdd-l3-l5-supply =3D <&vreg_bob>; + + vreg_l2b_3p07: ldo2 { + regulator-min-microvolt =3D <3072000>; + regulator-max-microvolt =3D <3072000>; + regulator-initial-mode =3D ; + }; + + vreg_l5b_0p88: ldo5 { + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <888000>; + regulator-initial-mode =3D ; + }; + }; + + regulators-1 { + compatible =3D "qcom,pm8350c-rpmh-regulators"; + qcom,pmic-id =3D "c"; + + vdd-s1-supply =3D <&vph_pwr>; + vdd-s2-supply =3D <&vph_pwr>; + vdd-s3-supply =3D <&vph_pwr>; + vdd-s4-supply =3D <&vph_pwr>; + vdd-s5-supply =3D <&vph_pwr>; + vdd-s6-supply =3D <&vph_pwr>; + vdd-s7-supply =3D <&vph_pwr>; + vdd-s8-supply =3D <&vph_pwr>; + vdd-s9-supply =3D <&vph_pwr>; + vdd-s10-supply =3D <&vph_pwr>; + + vdd-l1-l12-supply =3D <&vreg_bob>; + vdd-l2-l8-supply =3D <&vreg_bob>; + vdd-l3-l4-l5-l7-l13-supply =3D <&vreg_bob>; + vdd-l6-l9-l11-supply =3D <&vreg_bob>; + + vdd-bob-supply =3D <&vph_pwr>; + + vreg_bob: bob { + regulator-min-microvolt =3D <3008000>; + regulator-max-microvolt =3D <3960000>; + regulator-initial-mode =3D ; + }; + + vreg_l1c_1p8: ldo1 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + }; + }; +}; + +&tlmm { + gpio-reserved-ranges =3D <36 4>; /* SPI (not linked to anything) */ +}; + +&usb_1 { + /* Keep USB 2.0 only for now */ + qcom,select-utmi-as-pipe-clk; + + dr_mode =3D "peripheral"; + maximum-speed =3D "high-speed"; + /* Remove USB3 phy */ + phys =3D <&usb_1_hsphy>; + phy-names =3D "usb2-phy"; + + status =3D "okay"; +}; + +&usb_1_hsphy { + vdda-pll-supply =3D <&vreg_l5b_0p88>; + vdda18-supply =3D <&vreg_l1c_1p8>; + vdda33-supply =3D <&vreg_l2b_3p07>; + + status =3D "okay"; +}; --=20 2.50.1