From nobody Thu Oct 2 20:44:33 2025 Received: from mail-pf1-f170.google.com (mail-pf1-f170.google.com [209.85.210.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C19A62DC777 for ; Thu, 11 Sep 2025 18:46:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757616363; cv=none; b=LDlWGS0AzH9J5aT/o7Cc4Opyn9mHyHSxtdQ/R7Og58+LI5u8ju75GZMneIQS/Lf+pfOvdka2SBSwVuCYf25Ni7hLvAo9ei04yALpueu1jwKFcBYW/XE1AYaeSflfM7dK83tS8jXrX71DY3EaPQEGzcIxeDnVvFHkRtQ3nnmo+vQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757616363; c=relaxed/simple; bh=jMIemCZzS4/8PenidOe4LvP1cFNH/RQ3gLJoU+jtxQo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NJEbm1Dx22P7Vdlvkfpyil24pN7l9P7qeHxQzaq8lZhNOUW6YuX0RM6v3sKU5H3Kud3FWqMU0dGdKQ6jPmoaBOK8p+Yy5CfLZTrx2mB6iCYEU0SSrdfBefpT4PVg8ynCEp8PShxHuTaJ3AI6owc2Xz0OKP33wN4ZyrxHIZfBPuw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=L9GrAblU; arc=none smtp.client-ip=209.85.210.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="L9GrAblU" Received: by mail-pf1-f170.google.com with SMTP id d2e1a72fcca58-772843b6057so968535b3a.3 for ; Thu, 11 Sep 2025 11:46:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757616361; x=1758221161; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=11u3ge/kZdqOdUCXMGxE61YAG8eluHRkzjjiYZfqJsk=; b=L9GrAblUfF4kPgYlg0grC159YedXe+iqMOCXhiMWaL29bwNW2fMhPHuHm8PzYSf171 XvBaKTLdU83mhhuRP8Cf1Sm5+w0VfNctsMDlC6RVtMqivAV9m282XYUR94pFZYqj9PL4 /UrzreDGyNysNdyzVdH4n4uFpCci9MHN2Zgx8XZ+JhqrIb+uDWjC8uWALnHsVFNUjq46 NBdzfE36LdE/5oC+na0KQNcBmYtIiS0sN11ziahUSVowq2e+zyAg66w6v0oT/spwg4bh 5i3vyQr8QP0xN3z4R2kLgO4pEikOFAhjTQLnhb23aINi75ELXpVDv67B5mAdPuqFNU/a eHUA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757616361; x=1758221161; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=11u3ge/kZdqOdUCXMGxE61YAG8eluHRkzjjiYZfqJsk=; b=dIy4wMQXZ7VZvL+MClh5DSfM828lMC+FBpVn7hph/szuEZy/OyWYkiM6ssiGcCt+QI Yx0ony9yaOWCIU1C+Y6Yrh4e6mVCJlt9f5NewZ4q3L69rBun4rvbwkqBW0ZF8AUQskTH 2Nk18TpEI9mai3dI99axRm+IlL6SVYKp2jRfeK9yFbO6ZD0y3I5EKMqMbRd3IS7hZuY6 qQdO5Oc93bDCaASl7cJLADW6tHAZVcLwS7pHI9Av4DnHyhChOb/lEUpgDzn4OfwHYWKi 86leBYQMjufLxl4LeYRMs0rW4oFg9Kew47W6PmeAaizitlz6/sl2cF9AHfuBzje5r0Ne onJA== X-Forwarded-Encrypted: i=1; AJvYcCUTfnwO5SZJVT5UxEeY5zcADOtznpOXaD4QR5ptCydVHQqx7ecU3Gum+I7XZuqk78XwJZe8V9urmRf5Fc4=@vger.kernel.org X-Gm-Message-State: AOJu0YzOMHeL8BeIOgj8QBenqnZ3YTbbFfE/apNT+BgApC8FIhGFXXCk aTZFIJNevMiiobGLnNd7ajdSTNyFnZFclHs9Jam9e54yI/r8rlzCpCVF X-Gm-Gg: ASbGncvm6pp45TcDx/9EjLBnCYBm1tU+EVeHE5tgn2PbWTqiDnQ396tM2zH+pJorEH0 xWX43jLed5R2gGcUhDeBVk+uwNQ3Vbqe70EXJjwUW7uN+042ANOGpM++HSfCdI1Dcj1DWHSe48s CM4qAQucfJX46jZjTed7N5FpoBEzb4Fyi/qynzlJvz//T5wsYeYwYu2vo/o0N84k5G/1UcqrNio xcscJScuphBmt8KJwMQGliQO/mrvdkqyzEBcZ3AgPZ9OSrle8TUb9+5Lue++9fUxJVorfUpGczF uSc48xlsJGosLOmu8VYcDZn2ipbkeSVFvUcYRmQtPVzh/gyfu/2WanZsKBsrBCfUuwbDv669Uhr SkkzJkpAFL6yJn7Gg7k0KAd0X2nk7TL4pR7bOwzOkHFR16pyquwlhBAg8gnsCwTanVLwEQB3FAw R3fEg3SsUOSMxRXG+9Q78GBg== X-Google-Smtp-Source: AGHT+IHd/qXnQXTsb5UgYgP0uV+8e03FjtD7UCE3WoNBYNYrck3TNfpFhSjkvJMDSsyUWGXnMfLorg== X-Received: by 2002:a05:6a20:6a06:b0:243:966e:21a with SMTP id adf61e73a8af0-2602bb59c2cmr401286637.36.1757616360643; Thu, 11 Sep 2025 11:46:00 -0700 (PDT) Received: from localhost.localdomain (static.148.173.216.95.clients.your-server.de. [95.216.173.148]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-77607b34790sm2762616b3a.81.2025.09.11.11.45.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Sep 2025 11:46:00 -0700 (PDT) From: Han Gao To: devicetree@vger.kernel.org, Drew Fustini , Guo Ren , Fu Wei , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Han Gao Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Han Gao Subject: [PATCH 1/3] riscv: dts: thead: add xtheadvector to the th1520 devicetree Date: Fri, 12 Sep 2025 02:45:26 +0800 Message-ID: <20250911184528.1512543-2-rabenda.cn@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20250911184528.1512543-1-rabenda.cn@gmail.com> References: <20250911184528.1512543-1-rabenda.cn@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The th1520 support xtheadvector [1] so it can be included in the devicetree. Also include vlenb for the cpu. And set vlenb=3D16 [2]. This can be tested by passing the "mitigations=3Doff" kernel parameter. Link: https://lore.kernel.org/linux-riscv/20241113-xtheadvector-v11-4-236c2= 2791ef9@rivosinc.com/ [1] Link: https://lore.kernel.org/linux-riscv/aCO44SAoS2kIP61r@ghost/ [2] Signed-off-by: Han Gao Signed-off-by: Han Gao --- arch/riscv/boot/dts/thead/th1520.dtsi | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/arch/riscv/boot/dts/thead/th1520.dtsi b/arch/riscv/boot/dts/th= ead/th1520.dtsi index 42724bf7e90e..59d1927764a6 100644 --- a/arch/riscv/boot/dts/thead/th1520.dtsi +++ b/arch/riscv/boot/dts/thead/th1520.dtsi @@ -25,7 +25,8 @@ c910_0: cpu@0 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "zicntr", "zicsr= ", - "zifencei", "zihpm"; + "zifencei", "zihpm", "xtheadvector"; + thead,vlenb =3D <16>; reg =3D <0>; i-cache-block-size =3D <64>; i-cache-size =3D <65536>; @@ -49,7 +50,8 @@ c910_1: cpu@1 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "zicntr", "zicsr= ", - "zifencei", "zihpm"; + "zifencei", "zihpm", "xtheadvector"; + thead,vlenb =3D <16>; reg =3D <1>; i-cache-block-size =3D <64>; i-cache-size =3D <65536>; @@ -73,7 +75,8 @@ c910_2: cpu@2 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "zicntr", "zicsr= ", - "zifencei", "zihpm"; + "zifencei", "zihpm", "xtheadvector"; + thead,vlenb =3D <16>; reg =3D <2>; i-cache-block-size =3D <64>; i-cache-size =3D <65536>; @@ -97,7 +100,8 @@ c910_3: cpu@3 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", "zicntr", "zicsr= ", - "zifencei", "zihpm"; + "zifencei", "zihpm", "xtheadvector"; + thead,vlenb =3D <16>; reg =3D <3>; i-cache-block-size =3D <64>; i-cache-size =3D <65536>; --=20 2.47.3