From nobody Thu Oct 2 21:40:05 2025 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 13C3932A807; Thu, 11 Sep 2025 13:40:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757598034; cv=none; b=fOEQC6XufLFNWDEsWfh/RSYAk2UYt449ayxmjl+DKGQCZOgFkueSsSVvxwg3dQSPfojtocEoPgWHEaSVNDmxcsCpoaTBcF5JQKB1pjKk5q4nIsdW6/vpWtaBafXvUrmFNrHWrMlwCggdfXRi/MBKEuSEIKvsfYQdNtDW6olJyCo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757598034; c=relaxed/simple; bh=mocbFDmXYqLPJfdx5pih5INoSKNTbVvVQx1nILGt2TA=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qlR6VB3kqVHFBQy3ni6QNgeFQO9vS5e+LLUOx0H5FrQKF8SnmsooieVBSSkBouxC5kcACBySkdDEuDg2MMJpaC7jXFSd32sc7bZLror9ZzXXiHjROSvHDzTRE+745zHIOFJrGr9fAkdCusylegYGZnhuWcTet/1tEceG59TURwk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=lM42bGJS; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="lM42bGJS" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-45dd5e24d16so6748465e9.3; Thu, 11 Sep 2025 06:40:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757598030; x=1758202830; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=JPMrfzhKFqSGekBy2++plIUMMMk8DaAASO5zJ9PSEbY=; b=lM42bGJSeQeVevB9B5BqGBydBmaKvRTW3W7NjZc34N5YEu713uCxUq9x0yiTyb+Tl5 Q/37vWVvCCQSYhHWdHX2SVHqaLoUI3qtJXYHTY4rKw+yw0E9L2ATWbwnGYj8j9fRzbrW ZF7cXTSckULYBuksd1G1O2OOtDUwglQMOM7iJ78xAvxc1VeM+ZiOGYV/FYqnTi9CfFkX jEJGA8K18l/TeF/I6CyXx0Ch9t3UpHIWKmLe+kzyjVNmJq9RWZ290DSbOWTBekPHWhu6 JyDS6E0an/86lI538y/aWaSbOKnaIQmJoBHWmeFPuG/dzOdZGgTbMkCNnSmyg1IDV3tX 2zaw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757598030; x=1758202830; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JPMrfzhKFqSGekBy2++plIUMMMk8DaAASO5zJ9PSEbY=; b=tOh+jpoiT6pvHzktBMoKAwNDqzQHWDA2KDb8CGvddoDCRaxDg33Jqq2H8blcDBe3AD 9jFEj76w+w/7yGwrhB70Vx9PhAyAMn0k809nCFVoGM3kIoXpTH4rDB46ey7m11zDygYT g1Ozax8Tc3GxIU+DXswLlVJs03O0uu3unFqUNg8FFtwMs0l1AVfwkXRqHDs2pc+VUhb2 zc+ayPa46m+EZfmhQipgphzzsTBuH2ZV7/U7bdNf+dgC1jAdsM78g27ikzADDbJlknfw 6APmA4FIBH+JR8D1tsJGy2AIdCGFpQzBKr4NQTnuKvnOaY+47KxWNus58VGUkphm3800 Glvg== X-Forwarded-Encrypted: i=1; AJvYcCUlZ9/wDaMgtt/9qnV0fbcoDEg4mVp3Bmpew5Rp8NDHK2S06LJSumV2c3gOWoAPWkDqNT1fqOXZcuGD@vger.kernel.org, AJvYcCWsFVm+anc9Go0aWm/5S3/FphZLXXR7wcZGiREsCtvWGULybY9mnMnIpcgBwupP8oAWYmG5P8Rp@vger.kernel.org, AJvYcCXO7IT2IvUaQMYTd8r2eQIjy9q3b5c3/0F/xsRkmYLsXA4dmgp95rwtq/PvU1E/LK+smX330IUsA51aFLSx@vger.kernel.org X-Gm-Message-State: AOJu0YzOM+PhaDQe3q7k6gb00JcCf/OB0aFMA4SKoIPcEsX17MGxEsM1 zqrt/NbC6B9vDJ9P6ryp59rJVE/ihot+UYu7pE8TndOlRIOicu7D6TkG X-Gm-Gg: ASbGncuHBMDenPL3EYqyso1O3YX6frcVbuG313AWKXf9Y/Gm9tnNS16QoGb+Xi5SSGx 3CDFPz1pG/RdggdTL/dtGbAgkVNaO+3L8+905tAxkgSgRwQjbG6TK2AyBFvPLj42+asAJjtFTAx AoEE0RtvLVBOXGqsI4PZ3pRwpzx2pU9rCZa6ozCfu+NaJl7Byz+vzUo2VwB3R0bzV3+wQm8AARB Br7wgbOvZw0Vn/v7x2DrraMzWRaLHivqsgORdyY89rYwjWfiJeCzrnFbJFBHFBDYRX9ELRY0siu Dy1bTodTHyF7IQlcRDJPa/mWXGqeo1EjCl4ALNp+jFTARvUGox4ZmwbfEevoRA1ADfZnjN1j+0h aSYj57Heg1v1KgNF0qxWu3WRe8W/VL9sKSVI2yCbtxhgPih0CFYQggBKFzsG7Yn1crxnxqTI= X-Google-Smtp-Source: AGHT+IEznPKTr4005bhhMf/XjkkE6eLMcOSekdHZt1VhC+qUlDP7zyI5kT+1oDyAOhdedCZS3ORlNQ== X-Received: by 2002:a05:600c:1ca0:b0:45b:8352:4475 with SMTP id 5b1f17b1804b1-45dddf02148mr197290155e9.36.1757598029760; Thu, 11 Sep 2025 06:40:29 -0700 (PDT) Received: from Ansuel-XPS24 (host-95-249-236-54.retail.telecomitalia.it. [95.249.236.54]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-45e037d741asm23413475e9.23.2025.09.11.06.40.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Sep 2025 06:40:29 -0700 (PDT) From: Christian Marangi To: Christian Marangi , Lee Jones , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Vladimir Oltean , Heiner Kallweit , Russell King , Simon Horman , "Chester A. Unal" , Daniel Golle , DENG Qingfang , Sean Wang , Matthias Brugger , AngeloGioacchino Del Regno , linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [net-next PATCH v17 6/8] mfd: an8855: Add support for Airoha AN8855 Switch MFD Date: Thu, 11 Sep 2025 15:39:21 +0200 Message-ID: <20250911133929.30874-7-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20250911133929.30874-1-ansuelsmth@gmail.com> References: <20250911133929.30874-1-ansuelsmth@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for Airoha AN8855 Switch MFD that provide support for a DSA switch and a NVMEM provider. Also make use of the mdio-regmap driver and register a regmap for each internal PHY of the switch. This is needed to handle the double usage of the PHYs as both PHY and Switch accessor. Signed-off-by: Christian Marangi --- drivers/mfd/Kconfig | 13 + drivers/mfd/Makefile | 1 + drivers/mfd/airoha-an8855.c | 517 ++++++++++++++++++++++++++++++++++++ 3 files changed, 531 insertions(+) create mode 100644 drivers/mfd/airoha-an8855.c diff --git a/drivers/mfd/Kconfig b/drivers/mfd/Kconfig index 425c5fba6cb1..f93450444887 100644 --- a/drivers/mfd/Kconfig +++ b/drivers/mfd/Kconfig @@ -53,6 +53,19 @@ config MFD_ALTERA_SYSMGR using regmap_mmio accesses for ARM32 parts and SMC calls to EL3 for ARM64 parts. =20 +config MFD_AIROHA_AN8855 + tristate "Airoha AN8855 Switch Core" + select MFD_CORE + select MDIO_DEVICE + select MDIO_REGMAP + depends on NETDEVICES && OF + help + Support for the Airoha AN8855 Switch Core. This is an SoC + that provides various peripherals, to count, i2c, an Ethrnet + Switch, a CPU timer, GPIO, eFUSE. + + Currently it provides a DSA switch and a NVMEM provider. + config MFD_ACT8945A tristate "Active-semi ACT8945A" select MFD_CORE diff --git a/drivers/mfd/Makefile b/drivers/mfd/Makefile index f7bdedd5a66d..30f46c53d6df 100644 --- a/drivers/mfd/Makefile +++ b/drivers/mfd/Makefile @@ -8,6 +8,7 @@ obj-$(CONFIG_MFD_88PM860X) +=3D 88pm860x.o obj-$(CONFIG_MFD_88PM800) +=3D 88pm800.o 88pm80x.o obj-$(CONFIG_MFD_88PM805) +=3D 88pm805.o 88pm80x.o obj-$(CONFIG_MFD_88PM886_PMIC) +=3D 88pm886.o +obj-$(CONFIG_MFD_AIROHA_AN8855) +=3D airoha-an8855.o obj-$(CONFIG_MFD_ACT8945A) +=3D act8945a.o obj-$(CONFIG_MFD_SM501) +=3D sm501.o obj-$(CONFIG_ARCH_BCM2835) +=3D bcm2835-pm.o diff --git a/drivers/mfd/airoha-an8855.c b/drivers/mfd/airoha-an8855.c new file mode 100644 index 000000000000..116c74610e98 --- /dev/null +++ b/drivers/mfd/airoha-an8855.c @@ -0,0 +1,517 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Core driver for Airoha AN8855 Switch + * + * Copyright (C) 2024 Christian Marangi + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* Register for HW trap status */ +#define AN8855_HWTRAP 0x1000009c + +/* + * Register of the Switch ID + * (called Project ID in Documentation) + */ +#define AN8855_CREV 0x10005000 +#define AN8855_ID 0x8855 /* Switch ID */ + +/* Register for GPHY Power Down + * Used to Toggle the Gigabit PHY power and enable them. + */ +#define AN8855_RG_GPHY_AFE_PWD 0x1028c840 + +/* MII Registers */ +#define AN8855_PHY_SELECT_PAGE 0x1f +#define AN8855_PHY_PAGE GENMASK(2, 0) +#define AN8855_PHY_PAGE_STANDARD FIELD_PREP_CONST(AN8855_PHY_PAGE, 0x0) +#define AN8855_PHY_PAGE_EXTENDED_1 FIELD_PREP_CONST(AN8855_PHY_PAGE, 0x1) +#define AN8855_PHY_PAGE_EXTENDED_4 FIELD_PREP_CONST(AN8855_PHY_PAGE, 0x4) + +/* MII Registers Page 4 */ +#define AN8855_PBUS_MODE 0x10 +#define AN8855_PBUS_MODE_ADDR_FIXED 0x0 +#define AN8855_PBUS_MODE_ADDR_INCR BIT(15) +#define AN8855_PBUS_WR_ADDR_HIGH 0x11 +#define AN8855_PBUS_WR_ADDR_LOW 0x12 +#define AN8855_PBUS_WR_DATA_HIGH 0x13 +#define AN8855_PBUS_WR_DATA_LOW 0x14 +#define AN8855_PBUS_RD_ADDR_HIGH 0x15 +#define AN8855_PBUS_RD_ADDR_LOW 0x16 +#define AN8855_PBUS_RD_DATA_HIGH 0x17 +#define AN8855_PBUS_RD_DATA_LOW 0x18 + +#define AN8855_MAX_PHY_PORT 5 + +struct an8855_core_priv { + struct mii_bus *bus; + unsigned int switch_addr; + u16 current_page; +}; + +struct an8855_phy_priv { + u8 addr; + struct an8855_core_priv *core; +}; + +static const struct mfd_cell an8855_cells[] =3D { + MFD_CELL_OF("an8855-efuse", NULL, NULL, 0, 0, + "airoha,an8855-efuse"), + MFD_CELL_OF("an8855-switch", NULL, NULL, 0, 0, + "airoha,an8855-switch"), +}; + +static int an8855_mii_set_page(struct an8855_core_priv *priv, u8 addr, + u8 page) __must_hold(&priv->bus->mdio_lock) +{ + struct mii_bus *bus =3D priv->bus; + int ret; + + ret =3D __mdiobus_write(bus, addr, AN8855_PHY_SELECT_PAGE, page); + if (ret) { + dev_err_ratelimited(&bus->dev, "failed to set mii page\n"); + return ret; + } + + /* Cache current page if next MII read/write is for Switch page */ + priv->current_page =3D page; + return 0; +} + +static int an8855_mii_read32(struct mii_bus *bus, u8 phy_id, u32 reg, + u32 *val) __must_hold(&bus->mdio_lock) +{ + int lo, hi, ret; + + ret =3D __mdiobus_write(bus, phy_id, AN8855_PBUS_MODE, + AN8855_PBUS_MODE_ADDR_FIXED); + if (ret) + goto err; + + ret =3D __mdiobus_write(bus, phy_id, AN8855_PBUS_RD_ADDR_HIGH, + upper_16_bits(reg)); + if (ret) + goto err; + + ret =3D __mdiobus_write(bus, phy_id, AN8855_PBUS_RD_ADDR_LOW, + lower_16_bits(reg)); + if (ret) + goto err; + + hi =3D __mdiobus_read(bus, phy_id, AN8855_PBUS_RD_DATA_HIGH); + if (hi < 0) { + ret =3D hi; + goto err; + } + + lo =3D __mdiobus_read(bus, phy_id, AN8855_PBUS_RD_DATA_LOW); + if (lo < 0) { + ret =3D lo; + goto err; + } + + *val =3D ((u16)hi << 16) | ((u16)lo & 0xffff); + + return 0; +err: + dev_err_ratelimited(&bus->dev, "failed to read register\n"); + return ret; +} + +static int an8855_regmap_read(void *ctx, uint32_t reg, uint32_t *val) +{ + struct an8855_core_priv *priv =3D ctx; + struct mii_bus *bus =3D priv->bus; + u16 addr =3D priv->switch_addr; + int ret; + + mutex_lock_nested(&bus->mdio_lock, MDIO_MUTEX_NESTED); + ret =3D an8855_mii_set_page(priv, addr, AN8855_PHY_PAGE_EXTENDED_4); + if (ret < 0) + goto exit; + + ret =3D an8855_mii_read32(bus, addr, reg, val); + +exit: + mutex_unlock(&bus->mdio_lock); + + return ret < 0 ? ret : 0; +} + +static int an8855_mii_write32(struct mii_bus *bus, u8 phy_id, u32 reg, + u32 val) __must_hold(&bus->mdio_lock) +{ + int ret; + + ret =3D __mdiobus_write(bus, phy_id, AN8855_PBUS_MODE, + AN8855_PBUS_MODE_ADDR_FIXED); + if (ret) + goto err; + + ret =3D __mdiobus_write(bus, phy_id, AN8855_PBUS_WR_ADDR_HIGH, + upper_16_bits(reg)); + if (ret) + goto err; + ret =3D __mdiobus_write(bus, phy_id, AN8855_PBUS_WR_ADDR_LOW, + lower_16_bits(reg)); + if (ret) + goto err; + + ret =3D __mdiobus_write(bus, phy_id, AN8855_PBUS_WR_DATA_HIGH, + upper_16_bits(val)); + if (ret) + goto err; + + ret =3D __mdiobus_write(bus, phy_id, AN8855_PBUS_WR_DATA_LOW, + lower_16_bits(val)); + if (ret) + goto err; + + return 0; +err: + dev_err_ratelimited(&bus->dev, + "failed to write an8855 register\n"); + return ret; +} + +static int an8855_regmap_write(void *ctx, uint32_t reg, uint32_t val) +{ + struct an8855_core_priv *priv =3D ctx; + struct mii_bus *bus =3D priv->bus; + u16 addr =3D priv->switch_addr; + int ret; + + mutex_lock_nested(&bus->mdio_lock, MDIO_MUTEX_NESTED); + ret =3D an8855_mii_set_page(priv, addr, AN8855_PHY_PAGE_EXTENDED_4); + if (ret) + goto exit; + + ret =3D an8855_mii_write32(bus, addr, reg, val); + +exit: + mutex_unlock(&bus->mdio_lock); + + return ret < 0 ? ret : 0; +} + +static int an8855_regmap_update_bits(void *ctx, uint32_t reg, uint32_t mas= k, + uint32_t write_val) +{ + struct an8855_core_priv *priv =3D ctx; + struct mii_bus *bus =3D priv->bus; + u16 addr =3D priv->switch_addr; + u32 val; + int ret; + + mutex_lock_nested(&bus->mdio_lock, MDIO_MUTEX_NESTED); + ret =3D an8855_mii_set_page(priv, addr, AN8855_PHY_PAGE_EXTENDED_4); + if (ret) + goto exit; + + ret =3D an8855_mii_read32(bus, addr, reg, &val); + if (ret < 0) + goto exit; + + val &=3D ~mask; + val |=3D write_val; + ret =3D an8855_mii_write32(bus, addr, reg, val); + +exit: + mutex_unlock(&bus->mdio_lock); + + return ret < 0 ? ret : 0; +} + +static const struct regmap_range an8855_readable_ranges[] =3D { + regmap_reg_range(0x10000000, 0x10000fff), /* SCU */ + regmap_reg_range(0x10001000, 0x10001fff), /* RBUS */ + regmap_reg_range(0x10002000, 0x10002fff), /* MCU */ + regmap_reg_range(0x10005000, 0x10005fff), /* SYS SCU */ + regmap_reg_range(0x10007000, 0x10007fff), /* I2C Slave */ + regmap_reg_range(0x10008000, 0x10008fff), /* I2C Master */ + regmap_reg_range(0x10009000, 0x10009fff), /* PDMA */ + regmap_reg_range(0x1000a100, 0x1000a2ff), /* General Purpose Timer */ + regmap_reg_range(0x1000a200, 0x1000a2ff), /* GPU timer */ + regmap_reg_range(0x1000a300, 0x1000a3ff), /* GPIO */ + regmap_reg_range(0x1000a400, 0x1000a5ff), /* EFUSE */ + regmap_reg_range(0x1000c000, 0x1000cfff), /* GDMP CSR */ + regmap_reg_range(0x10010000, 0x1001ffff), /* GDMP SRAM */ + regmap_reg_range(0x10200000, 0x10203fff), /* Switch - ARL Global */ + regmap_reg_range(0x10204000, 0x10207fff), /* Switch - BMU */ + regmap_reg_range(0x10208000, 0x1020bfff), /* Switch - ARL Port */ + regmap_reg_range(0x1020c000, 0x1020cfff), /* Switch - SCH */ + regmap_reg_range(0x10210000, 0x10213fff), /* Switch - MAC */ + regmap_reg_range(0x10214000, 0x10217fff), /* Switch - MIB */ + regmap_reg_range(0x10218000, 0x1021bfff), /* Switch - Port Control */ + regmap_reg_range(0x1021c000, 0x1021ffff), /* Switch - TOP */ + regmap_reg_range(0x10220000, 0x1022ffff), /* SerDes */ + regmap_reg_range(0x10286000, 0x10286fff), /* RG Batcher */ + regmap_reg_range(0x1028c000, 0x1028ffff), /* ETHER_SYS */ + regmap_reg_range(0x30000000, 0x37ffffff), /* I2C EEPROM */ + regmap_reg_range(0x38000000, 0x3fffffff), /* BOOT_ROM */ + regmap_reg_range(0xa0000000, 0xbfffffff), /* GPHY */ +}; + +static const struct regmap_access_table an8855_readable_table =3D { + .yes_ranges =3D an8855_readable_ranges, + .n_yes_ranges =3D ARRAY_SIZE(an8855_readable_ranges), +}; + +static const struct regmap_config an8855_regmap_config =3D { + .name =3D "switch", + .reg_bits =3D 32, + .val_bits =3D 32, + .reg_stride =3D 4, + .max_register =3D 0xbfffffff, + .reg_read =3D an8855_regmap_read, + .reg_write =3D an8855_regmap_write, + .reg_update_bits =3D an8855_regmap_update_bits, + .disable_locking =3D true, + .rd_table =3D &an8855_readable_table, +}; + +static int an855_regmap_phy_reset_page(struct an8855_core_priv *priv, + int phy) __must_hold(&priv->bus->mdio_lock) +{ + /* Check PHY page only for addr shared with switch */ + if (phy !=3D priv->switch_addr) + return 0; + + /* Don't restore page if it's not set to Switch page */ + if (priv->current_page !=3D FIELD_GET(AN8855_PHY_PAGE, + AN8855_PHY_PAGE_EXTENDED_4)) + return 0; + + /* + * Restore page to 0, PHY might change page right after but that + * will be ignored as it won't be a switch page. + */ + return an8855_mii_set_page(priv, phy, AN8855_PHY_PAGE_STANDARD); +} + +static int an8855_regmap_phy_read(void *ctx, uint32_t reg, uint32_t *val) +{ + struct an8855_phy_priv *priv =3D ctx; + struct an8855_core_priv *core_priv; + u32 addr =3D priv->addr; + struct mii_bus *bus; + int ret; + + core_priv =3D priv->core; + bus =3D core_priv->bus; + + mutex_lock_nested(&bus->mdio_lock, MDIO_MUTEX_NESTED); + ret =3D an855_regmap_phy_reset_page(core_priv, addr); + if (ret) + goto exit; + + ret =3D __mdiobus_read(bus, addr, reg); + if (ret >=3D 0) + *val =3D ret; + +exit: + mutex_unlock(&bus->mdio_lock); + + return ret < 0 ? ret : 0; +} + +static int an8855_regmap_phy_write(void *ctx, uint32_t reg, uint32_t val) +{ + struct an8855_phy_priv *priv =3D ctx; + struct an8855_core_priv *core_priv; + u32 addr =3D priv->addr; + struct mii_bus *bus; + int ret; + + core_priv =3D priv->core; + bus =3D core_priv->bus; + + mutex_lock_nested(&bus->mdio_lock, MDIO_MUTEX_NESTED); + ret =3D an855_regmap_phy_reset_page(core_priv, addr); + if (ret) + goto exit; + + ret =3D __mdiobus_write(bus, addr, reg, val); + +exit: + mutex_unlock(&bus->mdio_lock); + + return ret; +} + +static const struct regmap_config an8855_phy_regmap_config =3D { + .reg_bits =3D 16, + .val_bits =3D 16, + .reg_read =3D an8855_regmap_phy_read, + .reg_write =3D an8855_regmap_phy_write, + .disable_locking =3D true, + .max_register =3D 0x1f, +}; + +static int an8855_read_switch_id(struct device *dev, struct regmap *regmap) +{ + u32 id; + int ret; + + ret =3D regmap_read(regmap, AN8855_CREV, &id); + if (ret) + return ret; + + if (id !=3D AN8855_ID) { + dev_err(dev, "Detected Switch ID %x but %x was expected\n", + id, AN8855_ID); + return -ENODEV; + } + + return 0; +} + +static int an8855_phy_register(struct device *dev, struct an8855_core_priv= *priv, + struct device_node *phy_np) +{ + struct mdio_regmap_config mrc =3D { }; + struct an8855_phy_priv *phy_priv; + struct regmap *regmap; + struct mii_bus *bus; + u8 phy_offset; + u32 addr; + int ret; + + ret =3D of_property_read_u32(phy_np, "reg", &addr); + if (ret) + return ret; + + phy_offset =3D addr - priv->switch_addr; + if (phy_offset >=3D AN8855_MAX_PHY_PORT) + return -EINVAL; + + phy_priv =3D devm_kzalloc(dev, sizeof(*phy_priv), GFP_KERNEL); + if (!phy_priv) + return -ENOMEM; + + phy_priv->addr =3D addr; + phy_priv->core =3D priv; + + regmap =3D devm_regmap_init(dev, NULL, phy_priv, &an8855_phy_regmap_confi= g); + if (IS_ERR(regmap)) + return dev_err_probe(dev, PTR_ERR(regmap), + "phy%d regmap initialization failed\n", + addr); + + mrc.regmap =3D regmap; + mrc.parent =3D dev; + mrc.valid_addr =3D addr; + snprintf(mrc.name, MII_BUS_ID_SIZE, "an8855-phy%d-mii", addr); + + bus =3D devm_mdio_regmap_register(dev, &mrc); + if (IS_ERR(bus)) + return PTR_ERR(bus); + + return fwnode_mdiobus_register_phy(bus, of_fwnode_handle(phy_np), addr); +} + +static int an855_mdio_register(struct device *dev, struct an8855_core_priv= *priv) +{ + struct device_node *mdio_np; + int ret; + + mdio_np =3D of_get_child_by_name(dev->of_node, "mdio"); + if (!mdio_np) + return -ENODEV; + + for_each_available_child_of_node_scoped(mdio_np, phy_np) { + ret =3D an8855_phy_register(dev, priv, phy_np); + if (ret) + break; + } + + of_node_put(mdio_np); + return ret; +} + +static int an8855_core_probe(struct mdio_device *mdiodev) +{ + struct device *dev =3D &mdiodev->dev; + struct an8855_core_priv *priv; + struct gpio_desc *reset_gpio; + struct regmap *regmap; + u32 val; + int ret; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->bus =3D mdiodev->bus; + priv->switch_addr =3D mdiodev->addr; + /* No DMA for mdiobus, mute warning for DMA mask not set */ + dev->dma_mask =3D &dev->coherent_dma_mask; + + regmap =3D devm_regmap_init(dev, NULL, priv, &an8855_regmap_config); + if (IS_ERR(regmap)) + return dev_err_probe(dev, PTR_ERR(regmap), + "regmap initialization failed\n"); + + ret =3D an855_mdio_register(dev, priv); + if (ret) + return ret; + + reset_gpio =3D devm_gpiod_get_optional(dev, "reset", GPIOD_OUT_LOW); + if (IS_ERR(reset_gpio)) + return PTR_ERR(reset_gpio); + + if (reset_gpio) { + usleep_range(100000, 150000); + gpiod_set_value_cansleep(reset_gpio, 0); + usleep_range(100000, 150000); + gpiod_set_value_cansleep(reset_gpio, 1); + + /* Poll HWTRAP reg to wait for Switch to fully Init */ + ret =3D regmap_read_poll_timeout(regmap, AN8855_HWTRAP, val, + val, 20, 200000); + if (ret) + return ret; + } + + ret =3D an8855_read_switch_id(dev, regmap); + if (ret) + return ret; + + /* Release global PHY power down */ + ret =3D regmap_write(regmap, AN8855_RG_GPHY_AFE_PWD, 0x0); + if (ret) + return ret; + + return devm_mfd_add_devices(dev, PLATFORM_DEVID_AUTO, an8855_cells, + ARRAY_SIZE(an8855_cells), NULL, 0, + NULL); +} + +static const struct of_device_id an8855_core_of_match[] =3D { + { .compatible =3D "airoha,an8855" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, an8855_core_of_match); + +static struct mdio_driver an8855_core_driver =3D { + .probe =3D an8855_core_probe, + .mdiodrv.driver =3D { + .name =3D "an8855", + .of_match_table =3D an8855_core_of_match, + }, +}; +mdio_module_driver(an8855_core_driver); + +MODULE_AUTHOR("Christian Marangi "); +MODULE_DESCRIPTION("Driver for Airoha AN8855"); +MODULE_LICENSE("GPL"); --=20 2.51.0