From nobody Thu Oct 2 21:56:26 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8E9BE223DCF for ; Thu, 11 Sep 2025 04:33:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757565199; cv=none; b=Yw1bhvMr3oKlkss8w6egaGx/xDoTSKjCzY99Y8PBejIrKoJhMeJjBc5OUPnFkefLq5U4SxjSKhD0MoKNA0mR24juNKUlRqQIPTn9EBIY6hM2Ue7RU0XknTqjGaDo9/jFHXX4qlCdxEl1H/aGk0iBLtfUvslNRiDugHGSV/DvDEE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757565199; c=relaxed/simple; bh=u7L/ieaGhg4FYoxkoZgFlr/WX/CxQuv2qx3g+1jNhws=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Qp/zTuwG9HT7Tz4C2fTK8RZWoPR2L2d7QylNzuhYSub/6up6PCLcf1d1dd4bVJC1hzYKSgiFtbjmXzKaEMX7tIYMv9qTj72LsAVS2iai0iar48+RbcuIu6h9hvR+NRsenTImLtCXhQakZYK9K3cuwDf22dl+W7a4XqIuIF8gP7k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=TG60qSEf; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="TG60qSEf" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58B2IfCE008244 for ; Thu, 11 Sep 2025 04:33:15 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=DURBzBBWh6H a/g16FF3Bk+BqdvbZOIe8eGRq/1RrkqA=; b=TG60qSEfMGTnbcblhWQlKtVl3w2 Zt863BcUs6nCudlRypR73atLy36H3MyvP56cOJDC+pO0cICzA1g7yI53aKhpM7JP gW0D1ijnB3zyXYMgcxqhVH6vq9ER+ez5uqvS6xPGLtR/+LWvLRYA32SiXS21ds3C 06Ua0T1G1vmkVEYc6e0snyZ3SVi++9rFquwPMuknPD9Laj+l0SPjtzfK4jgRXpAQ wCPjrhL3X7/PrbnoB2VwaeU00y1dF1f5I0RYNcOOA3MFX8Fa9MzVHhgql0dPkgpL 3KT9KQjX1Y1dsngulspklBL5q6Mr2n08HjEXeqmOxX5YViFx4fjgrFEnsGQ== Received: from mail-pg1-f199.google.com (mail-pg1-f199.google.com [209.85.215.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 490aapph01-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 11 Sep 2025 04:33:15 +0000 (GMT) Received: by mail-pg1-f199.google.com with SMTP id 41be03b00d2f7-b4e63a34f3fso263680a12.1 for ; Wed, 10 Sep 2025 21:33:15 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757565194; x=1758169994; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=DURBzBBWh6Ha/g16FF3Bk+BqdvbZOIe8eGRq/1RrkqA=; b=ZWDLCYQj4osc+vU5InEOOXSezYwQdQEUGtXsu4qcRaXVxmq8ylVn4EOmNhDBIcPjvK hPUPrz1yRCdSdGrnmgc9/bW1vCVPtDloAGGSJbyTzXIC1htQVTV9ifR+4/vjrKIaykhk NnvWxeUyFrhcvfb11KXdk7fXVsoDoofPBLw+NOP53qV7ujpFhzVgzIumgyVWFQba3XGG SuZmRFzR0TyT551y4imSC7hGqXO227Q8sRSNEaszZB7krWbeMA7VKsLoLrf9hMn0DE2+ hMH7J39F9bChmO0Ev2nf8+UFBHPoHAr6091L426T3n/l2enRpNpGXEkm9GowMr9g5zzg dDpg== X-Forwarded-Encrypted: i=1; AJvYcCXSVbHbRn3viR8jy5IG0tS8GMxGVDybCgij8Le53u7PjFtHG1fnmtuzZQyCi3o4r8gSMo3797LVHFWzLmI=@vger.kernel.org X-Gm-Message-State: AOJu0Yws8ds+0V4+uWwU81IMXuQUUTEPLmbxyEZX7HOApAhRVtChSRW/ Z34MhzHrx74XScBR2TgYqhiVryCbNylDJaUH4zc+LSFNfxP/ypntyooNx7AJcp0lzD+hrfEkRfI z7YeD38JAOzAzKdgDGMFh1I9LL21RBn2UCXg/CDD5IPAQWymfvCvb8DKavnFoWtJl9DE= X-Gm-Gg: ASbGncsPlF4Irq9pmetdGXP5mk2prHx+pLuH9SNE0tF04fcoLrMpLEtlyV3QxSfOP7n 9Gmw7sftNFcUnq2f4jJg10TP9i7tDncnftoTMhLEAVRErQH/dnyLrPxkBUp7eW+YhkHrsi1GbHV yCAD2rIfmUDKKuzFsoWmXxsofpQgfunZT4g+knYdT08avEndg6f5hIGRk01aYy+adf2JfJl2KdI iy8LO0m16+4+xbSnKY1zIzmsSqpRZ4YjGWwuoN9Ne75GZ2ysmLyE5Dli6eDqU/WnAn2XjXB565M 40HBDLw64FskoCxWUwfEA7mNDr+meN1WjlCwjukVMuB5x9m3RdGeEHhspOFDS86cqsycF/m1ffO b X-Received: by 2002:a17:903:1a30:b0:24e:2b3d:bb08 with SMTP id d9443c01a7336-2516fbdd4c2mr215944595ad.20.1757565193999; Wed, 10 Sep 2025 21:33:13 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEtCrX3AKAjoCMmmGRU8ktHUd/jdfd6KhBt3qxvC7mXIES1EQNisq1Z7vaS59E64uyx449xpA== X-Received: by 2002:a17:903:1a30:b0:24e:2b3d:bb08 with SMTP id d9443c01a7336-2516fbdd4c2mr215944275ad.20.1757565193511; Wed, 10 Sep 2025 21:33:13 -0700 (PDT) Received: from hu-vdadhani-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-25c3a84a46csm4323975ad.91.2025.09.10.21.33.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Sep 2025 21:33:13 -0700 (PDT) From: Viken Dadhaniya To: andi.shyti@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, gregkh@linuxfoundation.org, jirislaby@kernel.org, andersson@kernel.org, konradybcio@kernel.org, broonie@kernel.org, johan+linaro@kernel.org, dianders@chromium.org, agross@kernel.org, linux-arm-msm@vger.kernel.org, linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, linux-spi@vger.kernel.org Cc: mukesh.savaliya@oss.qualcomm.com, Viken Dadhaniya , Krzysztof Kozlowski Subject: [PATCH v7 1/6] dt-bindings: qcom: se-common: Add QUP Peripheral-specific properties for I2C, SPI, and SERIAL bus Date: Thu, 11 Sep 2025 10:02:51 +0530 Message-Id: <20250911043256.3523057-2-viken.dadhaniya@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250911043256.3523057-1-viken.dadhaniya@oss.qualcomm.com> References: <20250911043256.3523057-1-viken.dadhaniya@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=eMETjGp1 c=1 sm=1 tr=0 ts=68c2510b cx=c_pps a=Oh5Dbbf/trHjhBongsHeRQ==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=yJojWOMRYYMA:10 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=gEfo2CItAAAA:8 a=KKAkSRfTAAAA:8 a=M1Du_JTgEIh7wHf307cA:9 a=_Vgx9l1VpLgwpw_dHYaR:22 a=TjNXssC_j7lpFel5tvFf:22 a=sptkURWiP4Gy88Gu7hUp:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: Onu_eVWzHh8AFJ42fjp10Wagse8i95ga X-Proofpoint-ORIG-GUID: Onu_eVWzHh8AFJ42fjp10Wagse8i95ga X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA2MDAwMCBTYWx0ZWRfX6JuaqvWX6d7p QYCtPkxlgbVVY2NdDWxAsDuqu1xieEZ0oJDbCAMVeqp+NOuf0PNh0XiO9+ISdEZAJDfsXBV5itr /lCnsTaLDrAPRpob2pv0DZB6ycO3OvWLtwF8OqGGszxRG3ySabJqsydFerdckmx+nbaDC0lVDvX F+yMDmFOtCKe3nuoQwaSRBeAFQ7WaCtxH8O26UpIWyP5+41YfbVw1gzUEVTxJFyfStBzcSVhLvf pRplyhOTz8FXu8wW0VKEbhzEXYoDNnJJXkK1M3+8hvfFwhGF6xKWu7iD40LF/mAOfWUE/B5skW2 YghoShkEPhKWHcElRRVy5wTVdRpUw1m+tnOnnQ+5+/rF5UtrihJO6b6cT9ezkTqJDaaZxRaSk4R 1NCFfNz2 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-10_04,2025-09-10_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 priorityscore=1501 malwarescore=0 clxscore=1015 adultscore=0 bulkscore=0 phishscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509060000 Content-Type: text/plain; charset="utf-8" Introduce a new YAML schema for QUP-supported peripherals. Define common properties used across QUP-supported peripherals. Add property `qcom,enable-gsi-dma` to configure the Serial Engine (SE) for QCOM GPI DMA mode. Reference the common schema YAML in the GENI I2C, SPI, and SERIAL YAML files. Reviewed-by: Krzysztof Kozlowski Co-developed-by: Mukesh Kumar Savaliya Signed-off-by: Mukesh Kumar Savaliya Signed-off-by: Viken Dadhaniya --- v6 -> v7: - No change. v6 Link: https://lore.kernel.org/all/20250822072651.510027-2-viken.dadhaniy= a@oss.qualcomm.com/ v5 -> v6: - No change. v5 Link: https://lore.kernel.org/linux-i2c/20250624095102.1587580-2-viken.d= adhaniya@oss.qualcomm.com/ v4 -> v5: - Add Reviewed-by tag. - Update the email domain from 'quic' to 'oss'. v4 Link: https://lore.kernel.org/all/20250503111029.3583807-2-quic_vdadhani= @quicinc.com/ v3 -> v4: - Update qcom,gsi-dma-allowed property name to qcom,enable-gsi-dma. - Remove full stop form title. - Add reference of common schema YAML in the I2C, SPI, and SERIAL YAML file= s. v3 Link: https://lore.kernel.org/linux-arm-msm/20250303124349.3474185-3-qui= c_vdadhani@quicinc.com/ --- --- .../bindings/i2c/qcom,i2c-geni-qcom.yaml | 1 + .../serial/qcom,serial-geni-qcom.yaml | 1 + .../soc/qcom/qcom,se-common-props.yaml | 26 +++++++++++++++++++ .../bindings/spi/qcom,spi-geni-qcom.yaml | 1 + 4 files changed, 29 insertions(+) create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,se-comm= on-props.yaml diff --git a/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml = b/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml index 9f66a3bb1f80..51534953a69c 100644 --- a/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml +++ b/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml @@ -75,6 +75,7 @@ required: =20 allOf: - $ref: /schemas/i2c/i2c-controller.yaml# + - $ref: /schemas/soc/qcom/qcom,se-common-props.yaml# - if: properties: compatible: diff --git a/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom= .yaml b/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom.yaml index dd33794b3534..ed7b3909d87d 100644 --- a/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom.yaml +++ b/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom.yaml @@ -12,6 +12,7 @@ maintainers: =20 allOf: - $ref: /schemas/serial/serial.yaml# + - $ref: /schemas/soc/qcom/qcom,se-common-props.yaml# =20 properties: compatible: diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,se-common-prop= s.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,se-common-props.ya= ml new file mode 100644 index 000000000000..6a34f05a07e8 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,se-common-props.yaml @@ -0,0 +1,26 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/qcom/qcom,se-common-props.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: QUP Peripheral-specific properties for I2C, SPI and SERIAL bus + +description: + The Generic Interface (GENI) based Qualcomm Universal Peripheral (QUP) is + a programmable module that supports a wide range of serial interfaces + such as UART, SPI, I2C, I3C, etc. This defines the common properties used + across QUP-supported peripherals. + +maintainers: + - Mukesh Kumar Savaliya + - Viken Dadhaniya + +properties: + qcom,enable-gsi-dma: + $ref: /schemas/types.yaml#/definitions/flag + description: + Configure the Serial Engine (SE) to transfer data in QCOM GPI DMA mo= de. + By default, FIFO mode (PIO/CPU DMA) will be selected. + +additionalProperties: true diff --git a/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml = b/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml index 2e20ca313ec1..d12c5a060ed0 100644 --- a/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml +++ b/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml @@ -25,6 +25,7 @@ description: =20 allOf: - $ref: /schemas/spi/spi-controller.yaml# + - $ref: /schemas/soc/qcom/qcom,se-common-props.yaml# =20 properties: compatible: --=20 2.34.1