From nobody Thu Oct 2 20:25:52 2025 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2F6FF321457 for ; Thu, 11 Sep 2025 12:29:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593760; cv=none; b=ZFiFlVneiRfGjBBVvPrmuo57UEPKDnBi52V3pjSTYooPhCJLo/T4JNQOO2FmEQghLoY9RqMb+UNWBVsFCbF5EGUZH+RG5tuIPG8qYgSHa9caNyghmiN6a3PEl2RlM41QZ7yVrfrjHe4sNflyyqMHpGUe3UjxYZMImlCm+T+AKvA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593760; c=relaxed/simple; bh=wjeR4yq0rhKQpcfdhgi+hZ70VI9DiH//JiCjDiten+A=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=DiVrDGExWaN2jT6jpz6Zj1SF13UErmKDaAYv8pBxVIfLlpwKn2q4QJqQAJSrZF/9JByiMbyBvB1Tu+YJAMBkECg/DgybCRau4F7FBIEKg5lL55nbQDsxxNT7bHoJ9nxRpJpQI7cNhe2VTLQbPXYlXMNOUULdukMyKaW3KP0JM8E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=I1AdRgQE; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="I1AdRgQE" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-3e7622483beso319397f8f.3 for ; Thu, 11 Sep 2025 05:29:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1757593756; x=1758198556; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=8qXNWsTn6pGiq8BJScd1/HARksGvcPmKxTdiNE9akK8=; b=I1AdRgQEzIgEq1tBqpzYHcI1JfZgsbB7FNZ32t7yfap7D0BXgdZKEg+sIw/6D2o/Ug 936C34qiG2xddces5IT5YC/00cIaRexLvxLDsn4VERPvxXD9DRmWxTNStIw9OMyIRZga gKmj9Hdvg+W/OB04AVZiMfAMwIxZWTEltEj3DIj+rUPWeLrQp0hjMSuMbOBath1rBf21 /O5VC3NPKU3TfWJsxJoCu8KNnePbyGuG5vGUWf59nZLbgdqYSH1YcfMIl2KXF+OjhUrJ kTTEscaZ1jlbqnejpPcwxBuPVDyuSXAN1offQ39KpiO4uVh0b9euKHPLJXWwMMIPtIgt IdjQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757593756; x=1758198556; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8qXNWsTn6pGiq8BJScd1/HARksGvcPmKxTdiNE9akK8=; b=GiXxD46D7XiUyZz3H4+/Bm0K43z0lZm/Y3jz6o7Hl8VGNO+R0YfLvbk6alKFM4/S3g sooezFSwy/kEwJd+xsr6OnDx2CF69PCZY4OLqvnc0B4jCBMyhG7V88yewkHQ3oRwWlD4 2qsEIXvFoQjWRnFSZa522s42kkUQH+6GrasHpdv9SSco/VQsUZgbS+QBcUBzUUVFxvGz MkKy8MNNyUnt8Dq/MyXUpt8z/tbutfnd279hC0ZFdeTILTzv5IZeagPD2ckRt/lw70Zf TBwgOqzklhSYcjIcbtKPFHUBe3/XHbxU6a4qwFJ5XqPkEVSNauQsJyG93rkS1FF4MN/O J1EA== X-Forwarded-Encrypted: i=1; AJvYcCUGEvcvKPw5GTMbUtqdr2kgpYzkiRYIGFKCv5MUjPA35HBXEQ2/HOMnLmJBf4g0mnEOkNEMSEJ2716YhKM=@vger.kernel.org X-Gm-Message-State: AOJu0YwyoSA8bDoDXL1etQa/qXppJCwGom6oJkKN5qtQQ6cXBhEBc+cn c/Q2YctB3m8+tIckCI2ha/TPu/l+oJHW8fVM0CC+9GJ2gPfXHNCof/ECimNKd8Xx5P4= X-Gm-Gg: ASbGnctLG+vMDu7EgguLbw5uL3JTTqu1YUZ2k5JZZI8iak8RZklyOFgSaPucpliN/ex Koi1AFGgC1QGoIpxYcZQIfnR2L2HAdhQQSdlxKesCX2VSnnWi/Bcmd/XGLD514Z+lzIkVJrNHGi KtrQQFraZsLs929bEZuhjl/iwNO3X16oS68tViQI/xYJ5hgIX2BDoAj8iu1Ia2cDCFiVKjYTxkS AJ0royb/y0GOpiAZme5GrWSIG3TVSeWUNo7uC6H6s8nIIY0fuhQL6ecwn7tAMWYncF7lL2ZrgLi h4HN8lZSfDQVlr083mhH8520g8ELQpEUbWNbjo9v30ZB49Uq3cW1Qo1inHfDw5qAi2nSTDcVwxV xNbTJK8gxU2fHY4Tnxo3uTM5QW5FDnj5xSQ== X-Google-Smtp-Source: AGHT+IFbRJdAPS/wgqpCqpc+UQ+Ip7/jcNqIuW6+lVnwTnZgnY+WGsy8+/r8FbKw7owELtSpZymyZA== X-Received: by 2002:a05:6000:200c:b0:3e2:2dd3:f9d6 with SMTP id ffacd0b85a97d-3e64ca780d5mr15562177f8f.55.1757593756354; Thu, 11 Sep 2025 05:29:16 -0700 (PDT) Received: from hackbox.lan ([86.121.170.194]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607cd424sm2230444f8f.36.2025.09.11.05.29.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Sep 2025 05:29:15 -0700 (PDT) From: Abel Vesa Date: Thu, 11 Sep 2025 15:28:48 +0300 Subject: [PATCH 1/6] dt-bindings: display: msm: Document the Glymur Mobile Display SubSystem Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250911-glymur-display-v1-1-d391a343292e@linaro.org> References: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> In-Reply-To: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=8503; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=wjeR4yq0rhKQpcfdhgi+hZ70VI9DiH//JiCjDiten+A=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBowsCQHXQ724a0d4Btt1zmSgs72TkhcLSYRl7jk MpX2hXnn0eJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaMLAkAAKCRAbX0TJAJUV VkZZD/9J49iATZvVATcaKJ0QIU8bURQVym1+gPk8smJYOwclSdkbCIYl8Fed0GJifp5FUWo9Qsd N0MIqD5d3uBuCPmPYLeBg4rSj/zXrUxQi5M5NZInqC/DND8ce5LLNh5BGohCDNDgagK6cgA1iVQ +ihu+d+mQkGtn7qG+jumoUvfHVv1rjjWSQrthBltb2qzwEJ/0F/NIHkLt9DLmPMoV3G3Hpy7CcG HxLutqlTrGliR0hU17Sfuk7m0ojwRb1DNmRysnvMMZZGavDqaJdx1TvhkU3M32BvMJ20YtDcdbG WcDe/waLdkCVXBUyyJK7IDw56Bu5sb8yCjStfInQgHT2Al1Ji8F2vagLY0XWMFzkCCJDm7nbyOJ hPkrtLB0C1BoUzsA3DTTIvm+atv7j1sEehpgdEDrbhLDP+/azBGRUT573wXGuyJjMTk55n9AY11 vxqaK+MiOzoznZ9si5ymhD1aiozpgPY3tVR0U65oi94OSGfIK9jVIsgoshl15ddFXLXhOUaH0aQ o0rTKNp71N12lyEbFMp1uCr5b/Gil+sCp+BfwUjFc7OwKzSP7Qz/aanJ4035g8aqf35nqd8Q8YD GpA+QD3dalvEOxJcH8E7SfIeXyUAlObVLtphWjPgEOFaL0TzY5UafkAsVGwRI0EI/Y+WkHzDd0m m0/srMNT2NZ20Wg== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add MDSS/MDP display subsystem for Qualcomm Glymur SoC, which is is 2 minor version increase compared to SM8750. Signed-off-by: Abel Vesa --- .../bindings/display/msm/qcom,glymur-mdss.yaml | 260 +++++++++++++++++= ++++ 1 file changed, 260 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss= .yaml b/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss.yaml new file mode 100644 index 0000000000000000000000000000000000000000..00b8f6a75b0259ddc407ba8c117= 77d1a9cf45029 --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss.yaml @@ -0,0 +1,260 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,glymur-mdss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Glymur Display MDSS + +maintainers: + - Abel Vesa + +description: + Glymur MSM Mobile Display Subsystem(MDSS), which encapsulates sub-blocks= like + DPU display controller, DP interfaces, etc. + +$ref: /schemas/display/msm/mdss-common.yaml# + +properties: + compatible: + const: qcom,glymur-mdss + + clocks: + items: + - description: Display AHB + - description: Display hf AXI + - description: Display core + + iommus: + maxItems: 1 + + interconnects: + items: + - description: Interconnect path from mdp0 port to the data bus + - description: Interconnect path from CPU to the reg bus + + interconnect-names: + items: + - const: mdp0-mem + - const: cpu-cfg + +patternProperties: + "^display-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + const: qcom,glymur-dpu + + "^displayport-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,glymur-dp + + "^phy@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + const: qcom,glymur-dp-phy + +required: + - compatible + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + + display-subsystem@ae00000 { + compatible =3D "qcom,glymur-mdss"; + reg =3D <0x0ae00000 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc_ahb_clk>, + <&gcc_disp_hf_axi_clk>, + <&dispcc_mdp_clk>; + clock-names =3D "bus", "nrt_bus", "core"; + + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ON= LY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE= _ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + resets =3D <&disp_cc_mdss_core_bcr>; + + power-domains =3D <&mdss_gdsc>; + + iommus =3D <&apps_smmu 0x1c00 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + display-controller@ae01000 { + compatible =3D "qcom,glymur-dpu"; + reg =3D <0x0ae01000 0x8f000>, + <0x0aeb0000 0x2008>; + reg-names =3D "mdp", "vbif"; + + clocks =3D <&gcc_axi_clk>, + <&dispcc_ahb_clk>, + <&dispcc_mdp_lut_clk>, + <&dispcc_mdp_clk>, + <&dispcc_mdp_vsync_clk>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc_mdp_vsync_clk>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + interrupt-parent =3D <&mdss>; + interrupts =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dpu_intf1_out: endpoint { + remote-endpoint =3D <&dsi0_in>; + }; + }; + + port@1 { + reg =3D <1>; + dpu_intf2_out: endpoint { + remote-endpoint =3D <&dsi1_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-200000000 { + opp-hz =3D /bits/ 64 <200000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-325000000 { + opp-hz =3D /bits/ 64 <325000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-375000000 { + opp-hz =3D /bits/ 64 <375000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-514000000 { + opp-hz =3D /bits/ 64 <514000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + + displayport-controller@ae90000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0 0xae90000 0 0x200>, + <0 0xae90200 0 0x200>, + <0 0xae90400 0 0x600>, + <0 0xae91000 0 0x400>, + <0 0xae91400 0 0x400>; + + interrupt-parent =3D <&mdss>; + interrupts =3D <12>; + + clocks =3D <&dispcc_mdss_ahb_clk>, + <&dispcc_dptx0_aux_clk>, + <&dispcc_dptx0_link_clk>, + <&dispcc_dptx0_link_intf_clk>, + <&dispcc_dptx0_pixel0_clk>; + clock-names =3D "core_iface", "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks =3D <&dispcc_mdss_dptx0_link_clk_src>, + <&dispcc_mdss_dptx0_pixel0_clk_src>; + assigned-clock-parents =3D <&usb_1_ss0_qmpphy QMP_USB43DP_DP_L= INK_CLK>, + <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_1_ss0_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&mdss_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + }; + }; + }; + + mdss_dp0_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-160000000 { + opp-hz =3D /bits/ 64 <160000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + }; --=20 2.45.2 From nobody Thu Oct 2 20:25:52 2025 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 67F0B321F4D for ; Thu, 11 Sep 2025 12:29:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593762; cv=none; b=gn8KAGZiKklV/RsJwNA7q3JCFlWIoHKr64AC8QaXuxpNcrBS+/YkbGAyvgw7Y9GeREjCTrBRi7gGgptRD5jGqQxy7fOsRU4oBkF6OdcbykgT+Q46EaA0WgTjhKso29dTcdOxHnH3FjJtiEte+jDSERfgTs8mNg6gm3mSfak9zic= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593762; c=relaxed/simple; bh=AnOXO7m0V2+5EV8Mv50wScBsDq9l11L/Vhh0fgbgYEQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Zzk7e7TUT5A16rOFccCyY0meUW1NfllkSVm9xaB7g2ot7uOE5Ck6uRQ2/e0XCScMIZYoUv97OIr7AqF3Y7oKZjDszf035xFeRhD//Sdj/JwidGl0OZTMOuUwFFqS9WwE0lHAv0rzy8YSPWIZeYstoxSi9XbQC9KOcRUs35OUryo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=mVE4cGqg; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="mVE4cGqg" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-3e46fac8421so655878f8f.2 for ; Thu, 11 Sep 2025 05:29:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1757593758; x=1758198558; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=iU5qxqQ3QlAqV/z++RFsbMDTEhPRXVKvJSuYqKmt2lo=; b=mVE4cGqgm2tA+14B5FaZ0pixUqx2YS3RT7zmy+bleHHPCcYmwDllZFDcxTwKVgGvG4 JPUtkM8YEzqWQKfqicOLixw/CODjQFAudFJGV0ktojNUiz8mZ9NsYWRdo5sf5mm8lcZT pdZUNCAW4zxpz4wmloeHC4gV0urcJx+T7RgdgTQ5m6IBeLw1IwUawUCaxTRQiHPCi6YK NbAsMetfpvth6Oc31DBAJDtC0jzUU7xsh3ROtzRSsvWuwQvTWAqhUuQycvqtN4sRDeXz 2siHc0M2tjcmtuJDero5W5hXAuiFt0ZvZ3Dp2l4c6PmymdDMQroIGcQDag+Tx+kdOrbe z3ww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757593758; x=1758198558; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=iU5qxqQ3QlAqV/z++RFsbMDTEhPRXVKvJSuYqKmt2lo=; b=p8CXjHKDWWv1m5Yvjpf4nLOUPC5FP4UXnsxhA/+itXVCN/JUOJrNRkwm1Og2cQvxYn PGKamHTpCQGT92IVh8lR8P5Cp2pJV25AhFBNn/0+k+FBOMHMS0n1Ja73BQ75a7YOvNot E7w/3DlLQAoZQHYaQ/0cKf1KFv3zG7T8aMn9ENfZhy2JK+WvR3cLZ2VZOLcfiVH35feM T5QjK/BjYSeYvvdC502vLNvnCVapNkNWM0HhujOihVUW8O5qzAQBiSDOzvGrVZptAYT+ wek0W/3ZuOw9/mMQSK+7sIcPo071T068iOFhqd0PL+h2oriuzvBjPTB3CAQLl1hEdsoQ mjEA== X-Forwarded-Encrypted: i=1; AJvYcCVItloYbSEgIi8LTfqJZVwphfhuKPPXQqobWyd8JiSgwNr2vPRhXH89BSfMymw3SW3eLeuDqYavfdMyNcM=@vger.kernel.org X-Gm-Message-State: AOJu0YybwmYH1giqqufV/N1m2eUaedC7gozDtPAm3HrOosO/XUlKqLd0 65yVWpP6VDPq3qWL3YO3LqnYYPM7H71g66A/EpoSxV3bJZ3tqVzKXcfziOJ8ifKM8KY= X-Gm-Gg: ASbGnctr8nfeP6v3wtypaMRrmvGlcrhR6OGlP2IwxvjyK3r1kyBk5qaLEX5e2ti+OGw U57d5awdGbA37SXESBf/XuKBFAFw9xuMa+w/+ZtDC6KVe5K29281LVMgBzGbNz1irSK01QbEeZA gLUJiPMQSPmzdMPQ4yfrUQxPBR/PaTkXFA99vJNQ3lSMbgMz4HX/gC0N3PIwreXYysTb4/PFI2H krIyFq7LCXs0TGlK1U9xh9f6aZxSRQDOsIzSqUCcRhJuINZK9EGnDm9GrlyJHAnCfiXCQQRewNb eRXIhlkWQKn4oGtN7lWETM8sLAW749MG2hw/tYfvDmp7oWIQiR0UYQqlfprV7Ko+QN/onrlwMOu yMohyLmRUteftbaQLRCoKNu6WxltHy+uN/A== X-Google-Smtp-Source: AGHT+IFWZTWiXMDADOt1G4QAp/SFmNA4LJ7kToOBm61D0izqVFxvUQDX8KXFSUag/JDhBo37YTQjjw== X-Received: by 2002:a05:6000:2502:b0:3e7:4835:8ea7 with SMTP id ffacd0b85a97d-3e748359441mr10681959f8f.8.1757593758409; Thu, 11 Sep 2025 05:29:18 -0700 (PDT) Received: from hackbox.lan ([86.121.170.194]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607cd424sm2230444f8f.36.2025.09.11.05.29.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Sep 2025 05:29:17 -0700 (PDT) From: Abel Vesa Date: Thu, 11 Sep 2025 15:28:49 +0300 Subject: [PATCH 2/6] dt-bindings: display: msm: Document the Glymur Display Processing Unit Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250911-glymur-display-v1-2-d391a343292e@linaro.org> References: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> In-Reply-To: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=906; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=AnOXO7m0V2+5EV8Mv50wScBsDq9l11L/Vhh0fgbgYEQ=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBowsCRIB7YzDXcPBwww3XfuZwJ96qdhgZxW+R9+ CJm7Erg+b6JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaMLAkQAKCRAbX0TJAJUV VueyD/4vMtmE+QKJqal9APF+kXMGk4ZAPOWfXP3dl0dBg+0h0tdInJRu/Do4YH125zjiG5dBK7u +HWqfLrlaWCCFKoTSyJ5cwIQPjz1uNHUKADtGkgTS/35F5q6VQucEthCeqiAPzdHN41oGG+AGBB VMvPgvrAITIVenCzY+QHi1urWXtgkQhdazYZf0xpH4S54w2s97CAhnHOd5lOCfHeifAESXdlsWt ponTQTcqvzEH3zXsm2rWfOghtc0STMzVNqafxZZL+o4MgghO/D6G4uN4oqbKwLOVf4SCw9vAlF8 7AX9jZ49eK/+nC4An08NNEka0KepmWEmv0AWuNkMv7PS0Y2kOYo9tRMizkv47I/9gUbnfVEjmZs SoMzlBKNMDjIqa+yK9/lbuzij/tgObP8qFtkbxjD1fdgSunKi61ldchgvC1/855LP5Rlpjwf4v2 1f+IRct9ASrlOdUpUIkMX2AFfZPyLxqTSKfjy0+F0z7VlAHFpiyVVFRNjBbawkwmudOIasgH1N4 Ln7qYqSejvwnLyCmTK2Xi2xSRZxT/lGgxV8mpdz7FMQ0nIUQ62cX5lwljAGpyUO3lcnFGgozpbx KCyz+KBDTK1WbH1hdhXBf7Kxva2WOrCawj578XSp6vEaRRfAzBXV9uCer5NORaIeKZNaBr/RWyh Ys0TT+ArWe7Uq1Q== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add DPU for Qualcomm Glymur SoC which has very few changes compared to SM8750, just enough to make them incompatible. Signed-off-by: Abel Vesa Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/display/msm/qcom,sm8650-dpu.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm8650-dpu.= yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm8650-dpu.yaml index 0a46120dd8680371ed031f7773859716f49c3aa1..feb1b8030ae0e381118a9482252= a915199e19383 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sm8650-dpu.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sm8650-dpu.yaml @@ -14,6 +14,7 @@ $ref: /schemas/display/msm/dpu-common.yaml# properties: compatible: enum: + - qcom,glymur-dpu - qcom,sa8775p-dpu - qcom,sm8650-dpu - qcom,sm8750-dpu --=20 2.45.2 From nobody Thu Oct 2 20:25:52 2025 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 65A3C322767 for ; Thu, 11 Sep 2025 12:29:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593764; cv=none; b=qLn0rWcGEOgtC88umSjBo4qeIa4NMJiNUnO20pu5hqdScZlJLMiRuaQDKfj6gh6UjVwsqyXdCZ2BR+aF/ucukYiMegJ2pZ/L7xAvYl+H78U2UlRzuBvfbvG3cEekNNZge1sO8cMTWjvjUWoDGaeTzYTOdb3gvHNF5Ldn7To1qJE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593764; c=relaxed/simple; bh=XM0DxWjTAJ/QMdmpyiPJ2nNd+sYznSXNCG3HlohsAXw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=vBk9tG4XARIphAbXqbaWJTBLsaxD6msdehbhRjDRQ8+2dwPqdx+porMawVqSepCQQrnyGvWyx9tZi2XxfwLs/8Re87mQhv5KCdju4ilsYQVVzXZ//FQ3Iz/KzAZthT78FHqQdCHxRu7tHRTXZkti8uL6/fx+soQ76OIZtqQ8j6I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=SJGKSVau; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="SJGKSVau" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-45dde353b47so4187715e9.3 for ; Thu, 11 Sep 2025 05:29:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1757593760; x=1758198560; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=/qapoM1NTgjIA32q9aq+b/rv3iqgu/0hG4CK+nrUoPk=; b=SJGKSVauLubKzgGP8NSd0A5lejBUXC+e0+60uO3DY3/ANKvjExS9Fx8hPQTeMN5DQk WsP2AGQVYs00VawMmDOVMKLo5Usvq3jdbp8gSy3rdmIKKgQxCM+2gvzV+o0ujr7Zdion bmCO6FPevzt8mjqxvtJQnth7/Z10Y/YXH79WM3OfHXJhuKFAeJVeWwU7iH16gn3vJGYm YHT3hJy2nN/rgpTFrBO35JzqCIRmYtU5jshliqxB2daSIukOE8q8vvG2RddfjdZfvs67 VmvUxg06MjYNidruUmM6ZtcNDTKk/wQPJRTlPtt+C7RYeFPIeuZHGj1aeVUi/Twjpzsc T/Rg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757593760; x=1758198560; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/qapoM1NTgjIA32q9aq+b/rv3iqgu/0hG4CK+nrUoPk=; b=J90zUYy1xgtHE13XY/Auzs7f0RG3XJzvgA5ks19nl9tFhaCyynae1uLjZWYf8GUMKp QfK8ODaUbz1RK5+sGW/ec4PZWVMZCzWXGfebg4R1MC+MaYoOOcf9u/RofBDV/r8rQ00B Jycj90ZPF7/R2x12UwXe0fwOaZbPTmOFJb4Ek4Ru3AVHr6X8a2XKRB6DuFlsZt0g/Ca6 vCQFROYml9xg1ex6Yc21OLDJT/6+eKF+r9j1EbT602IZHzlu1Vq/bvCOzooZFtPhjynD Zn2n+55wV/PXH0CDnEPyjLUks1KZ5ryeOqSvJ3TuHKKSOspJ5dkzffV3IB9f/JNMzCYj jBMw== X-Forwarded-Encrypted: i=1; AJvYcCUNEsLqp9i0rEnMrZJR3F2iPE+6bU9+r2Req7xukdlqNH5yO/wcwCkYESjbvFzKMw2j2Nu8fHWNAmxUERs=@vger.kernel.org X-Gm-Message-State: AOJu0Yzg9PELGWSqXizR6KDg0FmT9JdjmQ6Weob0axOQjwUrycSvSewM rfXFeOhjROmJVoB6jZNOFpJN23+C5bNiDIWR70pP4CMtIIx5q/oWQj6nwyKNUmjdR8Q= X-Gm-Gg: ASbGncuqt+ZVViuKoI7jz1PZALkZFr1O8SpEU/mrzVjs9nydDUckmuHDD8tIAYkSB/m xwSAVd9uS5luklLKDcEsuGWFAijEMm4icWO/aADRLWRWAVv17IQnot/0FYRXlwzQoOv1iQvYTL8 EjpAo2gYMsCotj8J7bLowuszO9n82cavJdTEF/PFZpzzc56QK2XKjPJZfj+8lD0qJQSIldc9PsD sDQ+i6N1QKhv1LUIxp3NTU5oSAfbO4R2T54p84oefX3TBljFbk1og/rj+tBv6ALow7uob4MGQkZ ZUguAaL+SRCXLnY1t9KTAZTnX79RsgFSTfNhI8holUIxbz3IPPoWRW+FWtbUbwQHfFkh4f/V6Eg ZjKqxO67ILlXeQ7ytjr8JKievcCXat9D73w== X-Google-Smtp-Source: AGHT+IHX4pfnUjM848MfniCu3WyeScBitJ5E/cygTtxz9LQ8TaGkNJ5wnB/S5GwIefVqEvsl0R9Knw== X-Received: by 2002:a05:600c:45cd:b0:45c:8e6d:a45f with SMTP id 5b1f17b1804b1-45ddde868a2mr175690925e9.5.1757593760523; Thu, 11 Sep 2025 05:29:20 -0700 (PDT) Received: from hackbox.lan ([86.121.170.194]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607cd424sm2230444f8f.36.2025.09.11.05.29.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Sep 2025 05:29:19 -0700 (PDT) From: Abel Vesa Date: Thu, 11 Sep 2025 15:28:50 +0300 Subject: [PATCH 3/6] dt-bindings: display: msm: Document the Glymur DiplayPort controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250911-glymur-display-v1-3-d391a343292e@linaro.org> References: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> In-Reply-To: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=1459; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=XM0DxWjTAJ/QMdmpyiPJ2nNd+sYznSXNCG3HlohsAXw=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBowsCSN6o0sLnMqNPtT5EEjzg1K5qvo4uAFpJwl PtMKaRuoVyJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaMLAkgAKCRAbX0TJAJUV ViArD/9NsVtmYH33UcA/4V7iCbCs+ZsbfDbtZTAgOkpKyxqbMP9xeZUPpW+b1Iy0mb28FwWvkWu jNT33guP64nucvFlvRk02l+4l2w5H/t6lwtBquxf5v6bjaO7RY2aaaDV7wi7QzQSwC8lxrz/YkU Ctpsl62WzkFHPScRbvvhcIdqk9UdEu+jsqrZ0b45UbLhhrZBY62aGwjoh34AXcJIQ4KHDmtiQrn uhcewa7QX67tKwrOnuxH3mb71Xna/1kWu/VkvrQ66LwsO3KTd2l01TfP8XHBQ+LkIz1FIjpKSnO h5JjQ9PG+GBbZRSdE2ocpDSB9UXbd1/HTbgVMXvtZ0sUVeUA28MMMBMzIBH28i4xD0tfw6V+Ey3 yH60P1rGq0U1dibXl8kZNw0bgpGS+13lZg+IzTdrPj7lgrZKbZlMUKr8qUi4DOsBGfVSAfdir9f KB7xCbP8E7C8mVDLnmHzAhpg6SXzJi/9G7+LNzOZ1ayXoE1gOrFyumVZfO8QW0eSNLA8zPx0o+I ihEmIRLcF92GKC65dw1r10UhSzdbE9dCE4G9fHZy6GlwPUKSvGS/I5r5tySVkaV9YNswrWsMeZD 5WIBhxVpwEfL2CmTVDjL23nXkmL9MJjfCtIbcCAo/ohBhEBHO01CZA2mjUDedQtn7pGJ2ubsGRo 8zqly6wLXAHSRgw== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Document the DisplayPort controller found in the Qualcomm Glymur SoC. There are 4 controllers and their base addresses and layouts differ, therefore being incompatible with all previous platforms. Signed-off-by: Abel Vesa Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/display/msm/dp-controller.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index aeb4e4f36044a0ff1e78ad47b867e232b21df509..26f5043748c166aa44be4e62445= a63106edf9578 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -18,6 +18,7 @@ properties: compatible: oneOf: - enum: + - qcom,glymur-dp - qcom,sa8775p-dp - qcom,sc7180-dp - qcom,sc7280-dp @@ -195,6 +196,7 @@ allOf: compatible: contains: enum: + - qcom,glymur-dp - qcom,sa8775p-dp - qcom,x1e80100-dp then: @@ -239,6 +241,7 @@ allOf: enum: # these platforms support 2 streams MST on some interfaces, # others are SST only + - qcom,glymur-dp - qcom,sc8280xp-dp - qcom,x1e80100-dp then: --=20 2.45.2 From nobody Thu Oct 2 20:25:52 2025 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 350B1322A24 for ; Thu, 11 Sep 2025 12:29:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593766; cv=none; b=icgqxlUmYxgxbn60kRLnyMrHSzc8L5sLEKMo7MnK1I0x2UPolbbN0C3z6//HY+6hIUSxvdp7S39HO+sZSFY24tEXtcczaGDVxNgNL9imo+WKoAxnLI1QdputiwfNI11txZjMRtbHpEdN/v2ddalUeRJ6s6TWzWetTBDIGL+S2lo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593766; c=relaxed/simple; bh=VIaFKqE75CM+elK2XI4KYXHHvaxVuznQBropijUaKvI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XB+CIdvFyuSFs6bWkm1KyzZcx8V0vYKy6dDvH2Adl1jJc3LQVj4w5Ga0ou5Iu4POe87dTlGYb9/Cm7eQzBjRmfvlXTl9ElE3jRkoCJySTq3bqX1ISsT/SrbBvwBFXQO6RYAAe11nrXiSPS3v3b2/KXd5ziEhg6IVmLpGMzUbLL8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=m0aQaF3B; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="m0aQaF3B" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-3b9edf4cf6cso585576f8f.3 for ; Thu, 11 Sep 2025 05:29:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1757593763; x=1758198563; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=FYKFAdjOYASo/WjabAdPI3Sw4noi+10vn2fGFK6NGHo=; b=m0aQaF3BLAjPuFljvYviGv3JW/AMIEly9WA5rh+j98zrA4zQqrvoYg1hkaTOmQMzh4 9FU4B6W8WjmIQgyrZyzeFfgJBGt0Z+vz7Sn0MhB3Yr1yyk+vkBrkg0ORuqKQqjkzrpBh bUVou+7L+xCGSfMuPORmYOMaIGv4T7g91Q3tVMuUvZyQg8onLbcki/LygQxQ1Z/FdLAV 6vtZ0wGiyl3ubxOYCBpCZJKWE/ZFIdn74eXSssssw4YjJpKMz+4A4LbpCWf78eQ7dLf0 xgaf/nxny8DhcwdcwnGG/gXMM0n3K5IevI+l+QRhQTNQujaDqBguoM6nmX6Tz/mCFQxY Ayyg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757593763; x=1758198563; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=FYKFAdjOYASo/WjabAdPI3Sw4noi+10vn2fGFK6NGHo=; b=SjkQrkCgL28/5Jsx64qHqKv/DFcLXPO70OUHkbU6z4lKxN7ocIyAzTA/9MDGoFXM4d al3DkWXTdDh/K1Sj2KxGrpczCfYgiWZoKMLt7rQD8iSPmDCxJrtl4ET6VV1a9EqNPNzv 0r75hGb6H8hGmCFbPA7itGIT9nEdeM/sqxtM2IsWbpK0CjE9RF4/80S7Z3JWoosajyVW AwEjIZz/JN2CQFx7HOzD4BqAYY4qUMDR0vimcvC6Hr8DeOW2w2OLbgR6s9FGTf8iXOx7 n1UuJ/l+sRwBHKJ6KPjYxMUNvnB/jOtm1feDP66HF9YVfw81W1oS0Gjpbnn2FzAWVA0p jCtw== X-Forwarded-Encrypted: i=1; AJvYcCWok/57gQ8dKQ3ysJjWOsVKhhEria8Z4Wu9z2qHiWJ0XgEctWPl1R4Q6zZ9tUJHg9HLQjv8U935Bs1io34=@vger.kernel.org X-Gm-Message-State: AOJu0Yy7P+M8Zo3d2NrV38W6/MtSqccOioPisGr+h4fvWceA9rj3B9NK VLpF1I+zHNNmskX6/+SDOyy6Zgtv/Y1oG3jH2FMGbdppLvkA27AKsY1VlJFYyg20O8E= X-Gm-Gg: ASbGncuoMp64AKhXardbLuBEFtHVC9ZT0Ab+sZbS5r5eX33agWNZY9Ej0xWbqrHtXJu kMAt+XVhzD/s8qViiGBpX+XI+zll2Y+SrNj168pyfAth9CWNQe/62lhpseoNdM5pNctk/6if/tg wFfUpctvCx82B5+BEG+z5KJ5qluMD88njg+HRiZ+CNq95wZ98TrTkPUUKKGSiaQ1gDjQM59FNWV 5xoJXVkalSDewUX9Qmfr8kHBh25TthzIKhXaPcxgkUftKLsoc415gbGTJiPsFNHz6QzMXggIxwm roYsJ91IGsJCYX+iuZnoph3oOG3oJ2QmwMpwW7+N0PwFCtk1iBoPumzCMIkxkwtiG8EJCTzE8q2 0jKP7DBdhcrEls/LnOeUDBhN1PpHFXPBwUw== X-Google-Smtp-Source: AGHT+IE4wZnmN0HF5vilM8y4TE0lu9yYsqD43OkvBy4fyb1qhM9Qox4fLexabkHws0JYYvrRpH+fmg== X-Received: by 2002:a05:6000:3103:b0:3dc:2912:15c0 with SMTP id ffacd0b85a97d-3e636d8f8e9mr16633511f8f.1.1757593762609; Thu, 11 Sep 2025 05:29:22 -0700 (PDT) Received: from hackbox.lan ([86.121.170.194]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607cd424sm2230444f8f.36.2025.09.11.05.29.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Sep 2025 05:29:21 -0700 (PDT) From: Abel Vesa Date: Thu, 11 Sep 2025 15:28:51 +0300 Subject: [PATCH 4/6] drm/msm/mdss: Add Glymur device configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250911-glymur-display-v1-4-d391a343292e@linaro.org> References: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> In-Reply-To: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=894; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=VIaFKqE75CM+elK2XI4KYXHHvaxVuznQBropijUaKvI=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBowsCUdGmh3ForSq9QMyjokksSbUSHlc5VCaSEp Z/TmI90GCWJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaMLAlAAKCRAbX0TJAJUV VqhRD/98jWD57j5rtDVLUAmyM7r+QH6yH7G4HtwgYCTfk4b9yqkUtRFB99WCwwyLcSIPW+5vWT3 G/7lYSdK+6ZkOnVdQYfuzZqmVIgMU0nr8gB3LTHyUAsI3ssZP+0mLTJQxH/5OtiDbOoldMPDDri WmGQGY8ChrT+z9LFFdHnG3WytJE1RqkKTChVym0dUCmulLNjeiEOZZa5hXZs0vDeXVq0e/+ZxpN 18XQXNojihi+l6o6Vom8r5GERiFnptA4aMMs1ksRJmewxwr5zDh3lrzdPsKTI4S5sKNoKCOFa44 SBrHee4vRiqfhVXgmTNTQDOQl8UapqVlEjozHl8rA6nNspaFJeHT9cM6ZpQstSnQUnBMVW5LVUU VHFEM2KTUnG/gvgxjBfQbrTtgyu8VGrB9IVGfZxysai6mdioklApSIRaS1MMYKYMFHNUBDDu/Nv ZtgzjHw6HOAbuZtsEhqdJfvAzF1NLJaWLQrXAfTJt1W9QyjGBz/7+CYp9WgbkrRKANOQwL/rvAG vEzYT/JwTeusAn/XRifhUPHf2oxMCvGzfqITVgG1au/FJiUqutUn8XKtwNEdb3ATi3i0n+ehPta 91zyKEzsYhb+dsLm8+d5w4Q8ZLhA6RZ1tnuiFrLH8X1+6xggAaWK9fIGS76n7A2bsKxZTB/tS2Q F+cXo1n16s7mPxg== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add Mobile Display Subsystem (MDSS) support for the Glymur platform. Signed-off-by: Abel Vesa Reviewed-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/msm_mdss.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/gpu/drm/msm/msm_mdss.c b/drivers/gpu/drm/msm/msm_mdss.c index 2d0e3e784c044db8ac0c478446d211a982cf0350..60bd6af83a8846f2ad751ea625a= 20e419c80638b 100644 --- a/drivers/gpu/drm/msm/msm_mdss.c +++ b/drivers/gpu/drm/msm/msm_mdss.c @@ -553,6 +553,7 @@ static const struct msm_mdss_data data_153k6 =3D { =20 static const struct of_device_id mdss_dt_match[] =3D { { .compatible =3D "qcom,mdss", .data =3D &data_153k6 }, + { .compatible =3D "qcom,glymur-mdss", .data =3D &data_57k }, { .compatible =3D "qcom,msm8998-mdss", .data =3D &data_76k8 }, { .compatible =3D "qcom,qcm2290-mdss", .data =3D &data_76k8 }, { .compatible =3D "qcom,sa8775p-mdss", .data =3D &data_74k }, --=20 2.45.2 From nobody Thu Oct 2 20:25:52 2025 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 98C8F322A3A for ; Thu, 11 Sep 2025 12:29:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593769; cv=none; b=aS6z+sm2X8qbJItB2b8AiTL6k1Az6UUqkCIDHkG2N7BJMMr08PB77m6CSB1mtNi9ysIAXmoOG/koTwJyaWfYLzBR1XpLllllacBCIZUgMPDOzTW+lxaEW6cdOOIfD3rhblUBGAqPu/Qzmg9/SM6R4dWNeQrg1jL/jsvr3wFrr4A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593769; c=relaxed/simple; bh=bfK6r2jfFBUY8BWKscKIpdiomhgyrQoctjgu9GURH1M=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=p1bi97pwyOqUZRsSuUaMymSuw/bOWasTZJUXGBzsoLaKnpWOs1ZaNkwOZqrhSC/UIQabYmkzV6rTP30Gz/GfksiaN4pGXIZkNT89dQfa2h+oMGgm+rJm8zvqGxb9a+/DYyNHLxy+7njtT4uHG8I7dmD+QNmuWr0cMYHXwFrYAxs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=WhHVLnXd; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="WhHVLnXd" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-3e7512c8669so525388f8f.0 for ; Thu, 11 Sep 2025 05:29:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1757593765; x=1758198565; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=K5EnMX87LisHFU6cbOHZdV7YAqMNKyJS2CQzaWa115g=; b=WhHVLnXdr50Cdi6QMLZ7KvZBBE0Bz31Pc/NSL2+jsAuA+27BJidoPA/M1PlVameLcD NCqbGLcMbOQp00DzcRoxoPJUNlOVRUB0TAYgc/rGG+vG+TMouZjYTzh64/2wG/GxVLSw lBJqFjvBF6867htbS7MO6zPEdh9LYGtvQmJlAlnOveICJKh2En9kFw6OUf685R8SX4hR 5VkcQkbnFSIh5imXPdLWLHweWhcyQUiuAnLSua/01EU1xiVYT12XTJvxQ1zkhkBafItG UjV0+hdAFyYgs2Jro0VGPTQ/O6Dll7PMS6DjQ3YJP8tMHoiZ4czVT9bI2H8Og1OFLwUf wEVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757593765; x=1758198565; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=K5EnMX87LisHFU6cbOHZdV7YAqMNKyJS2CQzaWa115g=; b=ngTjHriF0P2+AcX2T4vesBbGGHfhE+3/ca11czSPjL9CBS14xbeTVX42T/2jAhxV+g UoaV2VMbPaoN3XkiW8aUjIzKg37kT6NfV4Co8uIjLbZIXZFwlXnbSw6hbbbKkF0PR1D+ 8ILL34f/49xpvBgzEjfwnpFnVLwYwRMsd2SknfQwEzmf1+yApTesI+AnDd9KpitEcVyH z03FY+E1soDpMXPw9Brb9IvsnRdkhavjW4cjeXp4U1MCzAs7xbeYiLDJzlI9hM01qcVL ASznDaFi/wPgD+1jDS/6TbCWQVMQC1DgdXK44LSlzF/JBklVm6oVO8A8TaLUubD81HG3 AMcg== X-Forwarded-Encrypted: i=1; AJvYcCXz+czQZGEgepnjUUcgQ6UThdKPdsnjNHdUAZTFvlxFsaDhyp4HXT+EmTHHKnVOmxtJ9KEJnHBzbBiMWoo=@vger.kernel.org X-Gm-Message-State: AOJu0YziPQoMSZhtVh4JQ1lCAzP0ho4WD724pXdekeBAGR0Ga4QuEOzV az5Bs5wwBaymNOVPcEor7jl5liHki10LfGb4xOJqWcaib0vmI86/gml1TR6bZrOUo6Q= X-Gm-Gg: ASbGncu/ecCxwDMAL27TciRCgT8c29x9F2+w7v162VL5roQSqfGR9qykUURIIISNuUI t2Aepzn0Hh2s4vGOOfzmlLE6AAdabFMQEsQQeMQsBPv1QM0Y/ynU70O1GOj3OmWEg8PJcdejYFu /PfHjKgstkkiokFrR7gqIO8JM9t/TBCJWbQ9wpP6T2pmCBb3e4Xtj51KG6cRy7/AVY2kWpjzBku MvAS+UNeAQmSzVBg4tEZboEjVEWFb2kSSrB6WbcRzmjZuMNk/7RL183ipHU0d0Vo8QdhRW+hirW DfspZFVk0KJOBZeKPIEdD7AgHPJegy3nYxKSc4muBfc1tmk4tmdrMLzM/UIabfcajjLqj5uwaFO LeC3MjVOacjUYPsjblQZt2Dv/Awdj3AgCgA== X-Google-Smtp-Source: AGHT+IFDViyZI93wRrx0J2Y+YRz27wYfY3nmBrjz3o9pA2v8UMCKI7CVaYDtcZIH99o0+HoDsBecZA== X-Received: by 2002:a5d:5f82:0:b0:3e7:458e:f74 with SMTP id ffacd0b85a97d-3e7458e129bmr12747265f8f.24.1757593764709; Thu, 11 Sep 2025 05:29:24 -0700 (PDT) Received: from hackbox.lan ([86.121.170.194]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607cd424sm2230444f8f.36.2025.09.11.05.29.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Sep 2025 05:29:23 -0700 (PDT) From: Abel Vesa Date: Thu, 11 Sep 2025 15:28:52 +0300 Subject: [PATCH 5/6] drm/msm/dpu: Add support for Glymur Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250911-glymur-display-v1-5-d391a343292e@linaro.org> References: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> In-Reply-To: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=19019; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=bfK6r2jfFBUY8BWKscKIpdiomhgyrQoctjgu9GURH1M=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBowsCV/eCSg3H72jBQ1MKcDjatlKueyLhnYWwaw 4B50S4chYyJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaMLAlQAKCRAbX0TJAJUV Vi/4D/sEykGOX+DAsp4D/kxu7YHa41BvMHjonhQt9vErdG7nyQVKySHeKkB3OUNzOtFd4ZpPzMS WvYOcqE9VWgQeMA96Qg/KzbhO84gHw2mWPtsbvP9vDceLAXVfiGzHKx3Sd63fmDU+XjG3LdIIzR JOq2Qy3dRUQQBKOhyH6WQQwl9FlVD84SV55W6lMV12qSb0bX41EZt3RTwSasujRennt/QKHnTSQ K2mD+Da9OyE5S8UnDaOH884N2XpkuA/Sk4QSkB6yzDlEzJds12Zxoy5hBHUOPAw8Xvx+4QP2lFQ zfH4Ub25LJp9BHK9UHGE0W8lG+ktfxU32BnpfiMBL6v8tY3+wfrPU/wyHqkCl0lVf0hji5416Pe RaS2arNwDJbO1oR6FodgM316+qduB5NzqMX45M0Eo2kTCpdL44ylJK0UAJgPhE/4TcUk+99Gmg7 srq203Zc934YyJ3FTfQ/UTPakKbY4LjXDnHrcFuDa7waXgu18x26Bq1o1X+o2Gu2fbGzOtNyVN3 Tf6sLxW3SvJJzmEgGHu+Kisp+EBy2fi0/Px/5xa4NA2LYpj6JTKpb1xx7rBzQ/m/auOerZ7mCHi wKtpfgmbugUYfo0lipT0bKn4hEdBB3uU5vCj8C8QhTb3kvFfuOjzDaTM7cN2ZTvlYWRqLQLNQPP brVAUEGQKnIa/0Q== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add DPU version v12.2 support for the Glymur platform. Signed-off-by: Abel Vesa Reviewed-by: Dmitry Baryshkov --- .../drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h | 541 +++++++++++++++++= ++++ drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 1 + drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 1 + drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h | 6 + drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 1 + 5 files changed, 550 insertions(+) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h new file mode 100644 index 0000000000000000000000000000000000000000..13bb43ba67d3f4f63ac492e0e1c= 5757b55e7b61b --- /dev/null +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h @@ -0,0 +1,541 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) 2025 Linaro Limited + */ + +#ifndef _DPU_12_2_GLYMUR_H +#define _DPU_12_2_GLYMUR_H + +static const struct dpu_caps glymur_dpu_caps =3D { + .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, + .max_mixer_blendstages =3D 0xb, + .has_src_split =3D true, + .has_dim_layer =3D true, + .has_idle_pc =3D true, + .has_3d_merge =3D true, + .max_linewidth =3D 8192, + .pixel_ram_size =3D DEFAULT_PIXEL_RAM_SIZE, +}; + +static const struct dpu_mdp_cfg glymur_mdp =3D { + .name =3D "top_0", + .base =3D 0, .len =3D 0x494, + .clk_ctrls =3D { + [DPU_CLK_CTRL_REG_DMA] =3D { .reg_off =3D 0x2bc, .bit_off =3D 20 }, + }, +}; + +static const struct dpu_ctl_cfg glymur_ctl[] =3D { + { + .name =3D "ctl_0", .id =3D CTL_0, + .base =3D 0x15000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), + }, { + .name =3D "ctl_1", .id =3D CTL_1, + .base =3D 0x16000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), + }, { + .name =3D "ctl_2", .id =3D CTL_2, + .base =3D 0x17000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), + }, { + .name =3D "ctl_3", .id =3D CTL_3, + .base =3D 0x18000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), + }, { + .name =3D "ctl_4", .id =3D CTL_4, + .base =3D 0x19000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13), + }, { + .name =3D "ctl_5", .id =3D CTL_5, + .base =3D 0x1a000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 23), + }, { + .name =3D "ctl_6", .id =3D CTL_6, + .base =3D 0x1b000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 14), + }, { + .name =3D "ctl_7", .id =3D CTL_7, + .base =3D 0x1c000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 15), + }, +}; + +static const struct dpu_sspp_cfg glymur_sspp[] =3D { + { + .name =3D "sspp_0", .id =3D SSPP_VIG0, + .base =3D 0x4000, .len =3D 0x344, + .features =3D VIG_SDM845_MASK_SDMA, + .sblk =3D &dpu_vig_sblk_qseed3_3_4, + .xin_id =3D 0, + .type =3D SSPP_TYPE_VIG, + }, { + .name =3D "sspp_1", .id =3D SSPP_VIG1, + .base =3D 0x6000, .len =3D 0x344, + .features =3D VIG_SDM845_MASK_SDMA, + .sblk =3D &dpu_vig_sblk_qseed3_3_4, + .xin_id =3D 4, + .type =3D SSPP_TYPE_VIG, + }, { + .name =3D "sspp_2", .id =3D SSPP_VIG2, + .base =3D 0x8000, .len =3D 0x344, + .features =3D VIG_SDM845_MASK_SDMA, + .sblk =3D &dpu_vig_sblk_qseed3_3_4, + .xin_id =3D 8, + .type =3D SSPP_TYPE_VIG, + }, { + .name =3D "sspp_3", .id =3D SSPP_VIG3, + .base =3D 0xa000, .len =3D 0x344, + .features =3D VIG_SDM845_MASK_SDMA, + .sblk =3D &dpu_vig_sblk_qseed3_3_4, + .xin_id =3D 12, + .type =3D SSPP_TYPE_VIG, + }, { + .name =3D "sspp_8", .id =3D SSPP_DMA0, + .base =3D 0x24000, .len =3D 0x344, + .features =3D DMA_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 1, + .type =3D SSPP_TYPE_DMA, + }, { + .name =3D "sspp_9", .id =3D SSPP_DMA1, + .base =3D 0x26000, .len =3D 0x344, + .features =3D DMA_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 5, + .type =3D SSPP_TYPE_DMA, + }, { + .name =3D "sspp_10", .id =3D SSPP_DMA2, + .base =3D 0x28000, .len =3D 0x344, + .features =3D DMA_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 9, + .type =3D SSPP_TYPE_DMA, + }, { + .name =3D "sspp_11", .id =3D SSPP_DMA3, + .base =3D 0x2a000, .len =3D 0x344, + .features =3D DMA_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 13, + .type =3D SSPP_TYPE_DMA, + }, { + .name =3D "sspp_12", .id =3D SSPP_DMA4, + .base =3D 0x2c000, .len =3D 0x344, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 14, + .type =3D SSPP_TYPE_DMA, + }, { + .name =3D "sspp_13", .id =3D SSPP_DMA5, + .base =3D 0x2e000, .len =3D 0x344, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 15, + .type =3D SSPP_TYPE_DMA, + }, +}; + +static const struct dpu_lm_cfg glymur_lm[] =3D { + { + .name =3D "lm_0", .id =3D LM_0, + .base =3D 0x44000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_1, + .pingpong =3D PINGPONG_0, + .dspp =3D DSPP_0, + }, { + .name =3D "lm_1", .id =3D LM_1, + .base =3D 0x45000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_0, + .pingpong =3D PINGPONG_1, + .dspp =3D DSPP_1, + }, { + .name =3D "lm_2", .id =3D LM_2, + .base =3D 0x46000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_3, + .pingpong =3D PINGPONG_2, + .dspp =3D DSPP_2, + }, { + .name =3D "lm_3", .id =3D LM_3, + .base =3D 0x47000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_2, + .pingpong =3D PINGPONG_3, + .dspp =3D DSPP_3, + }, { + .name =3D "lm_4", .id =3D LM_4, + .base =3D 0x48000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_5, + .pingpong =3D PINGPONG_4, + }, { + .name =3D "lm_5", .id =3D LM_5, + .base =3D 0x49000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_4, + .pingpong =3D PINGPONG_5, + }, { + .name =3D "lm_6", .id =3D LM_6, + .base =3D 0x4a000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_7, + .pingpong =3D PINGPONG_6, + }, { + .name =3D "lm_7", .id =3D LM_7, + .base =3D 0x4b000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_6, + .pingpong =3D PINGPONG_7, + }, +}; + +static const struct dpu_dspp_cfg glymur_dspp[] =3D { + { + .name =3D "dspp_0", .id =3D DSPP_0, + .base =3D 0x54000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_1", .id =3D DSPP_1, + .base =3D 0x56000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_2", .id =3D DSPP_2, + .base =3D 0x58000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_3", .id =3D DSPP_3, + .base =3D 0x5a000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_4", .id =3D DSPP_4, + .base =3D 0x5c000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_5", .id =3D DSPP_5, + .base =3D 0x5e000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_6", .id =3D DSPP_6, + .base =3D 0x60000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_7", .id =3D DSPP_7, + .base =3D 0x62000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, +}; + +static const struct dpu_pingpong_cfg glymur_pp[] =3D { + { + .name =3D "pingpong_0", .id =3D PINGPONG_0, + .base =3D 0x69000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_0, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 8), + }, { + .name =3D "pingpong_1", .id =3D PINGPONG_1, + .base =3D 0x6a000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_0, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 9), + }, { + .name =3D "pingpong_2", .id =3D PINGPONG_2, + .base =3D 0x6b000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_1, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 10), + }, { + .name =3D "pingpong_3", .id =3D PINGPONG_3, + .base =3D 0x6c000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_1, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 11), + }, { + .name =3D "pingpong_4", .id =3D PINGPONG_4, + .base =3D 0x6d000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_2, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 30), + }, { + .name =3D "pingpong_5", .id =3D PINGPONG_5, + .base =3D 0x6e000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_2, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 31), + }, { + .name =3D "pingpong_6", .id =3D PINGPONG_6, + .base =3D 0x6f000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_3, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 20), + }, { + .name =3D "pingpong_7", .id =3D PINGPONG_7, + .base =3D 0x70000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_3, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 21), + }, { + .name =3D "pingpong_cwb_0", .id =3D PINGPONG_CWB_0, + .base =3D 0x66000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_4, + }, { + .name =3D "pingpong_cwb_1", .id =3D PINGPONG_CWB_1, + .base =3D 0x66400, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_4, + }, +}; + +static const struct dpu_merge_3d_cfg glymur_merge_3d[] =3D { + { + .name =3D "merge_3d_0", .id =3D MERGE_3D_0, + .base =3D 0x4e000, .len =3D 0x1c, + }, { + .name =3D "merge_3d_1", .id =3D MERGE_3D_1, + .base =3D 0x4f000, .len =3D 0x1c, + }, { + .name =3D "merge_3d_2", .id =3D MERGE_3D_2, + .base =3D 0x50000, .len =3D 0x1c, + }, { + .name =3D "merge_3d_3", .id =3D MERGE_3D_3, + .base =3D 0x51000, .len =3D 0x1c, + }, +}; + +/* + * NOTE: Each display compression engine (DCE) contains dual hard + * slice DSC encoders so both share same base address but with + * its own different sub block address. + */ +static const struct dpu_dsc_cfg glymur_dsc[] =3D { + { + .name =3D "dce_0_0", .id =3D DSC_0, + .base =3D 0x80000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_0, + }, { + .name =3D "dce_0_1", .id =3D DSC_1, + .base =3D 0x80000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_1, + }, { + .name =3D "dce_1_0", .id =3D DSC_2, + .base =3D 0x81000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_0, + }, { + .name =3D "dce_1_1", .id =3D DSC_3, + .base =3D 0x81000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_1, + }, { + .name =3D "dce_2_0", .id =3D DSC_4, + .base =3D 0x82000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_0, + }, { + .name =3D "dce_2_1", .id =3D DSC_5, + .base =3D 0x82000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_1, + }, { + .name =3D "dce_3_0", .id =3D DSC_6, + .base =3D 0x83000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_0, + }, { + .name =3D "dce_3_1", .id =3D DSC_7, + .base =3D 0x83000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_1, + }, + +}; + +static const struct dpu_wb_cfg glymur_wb[] =3D { + { + .name =3D "wb_2", .id =3D WB_2, + .base =3D 0x65000, .len =3D 0x2c8, + .features =3D WB_SDM845_MASK, + .format_list =3D wb2_formats_rgb_yuv, + .num_formats =3D ARRAY_SIZE(wb2_formats_rgb_yuv), + .xin_id =3D 6, + .vbif_idx =3D VBIF_RT, + .maxlinewidth =3D 4096, + .intr_wb_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 4), + }, +}; + +static const struct dpu_cwb_cfg glymur_cwb[] =3D { + { + .name =3D "cwb_0", .id =3D CWB_0, + .base =3D 0x66200, .len =3D 0x20, + }, + { + .name =3D "cwb_1", .id =3D CWB_1, + .base =3D 0x66600, .len =3D 0x20, + }, + { + .name =3D "cwb_2", .id =3D CWB_2, + .base =3D 0x7e200, .len =3D 0x20, + }, + { + .name =3D "cwb_3", .id =3D CWB_3, + .base =3D 0x7e600, .len =3D 0x20, + }, +}; + +static const struct dpu_intf_cfg glymur_intf[] =3D { + { + .name =3D "intf_0", .id =3D INTF_0, + .base =3D 0x34000, .len =3D 0x400, + .type =3D INTF_DP, + .controller_id =3D MSM_DP_CONTROLLER_0, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 24), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), + }, { + .name =3D "intf_1", .id =3D INTF_1, + .base =3D 0x35000, .len =3D 0x400, + .type =3D INTF_DSI, + .controller_id =3D MSM_DSI_CONTROLLER_0, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 26), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), + .intr_tear_rd_ptr =3D DPU_IRQ_IDX(MDP_INTF1_TEAR_INTR, 2), + }, { + .name =3D "intf_2", .id =3D INTF_2, + .base =3D 0x36000, .len =3D 0x400, + .type =3D INTF_DSI, + .controller_id =3D MSM_DSI_CONTROLLER_1, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 28), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), + .intr_tear_rd_ptr =3D DPU_IRQ_IDX(MDP_INTF2_TEAR_INTR, 2), + }, { + .name =3D "intf_3", .id =3D INTF_3, + .base =3D 0x37000, .len =3D 0x400, + .type =3D INTF_NONE, + .controller_id =3D MSM_DP_CONTROLLER_0, /* pair with intf_0 for DP MST */ + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 30), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31), + }, { + .name =3D "intf_4", .id =3D INTF_4, + .base =3D 0x38000, .len =3D 0x400, + .type =3D INTF_DP, + .controller_id =3D MSM_DP_CONTROLLER_1, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 20), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 21), + }, { + .name =3D "intf_5", .id =3D INTF_5, + .base =3D 0x39000, .len =3D 0x400, + .type =3D INTF_DP, + .controller_id =3D MSM_DP_CONTROLLER_3, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 22), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 23), + }, { + .name =3D "intf_6", .id =3D INTF_6, + .base =3D 0x3A000, .len =3D 0x400, + .type =3D INTF_DP, + .controller_id =3D MSM_DP_CONTROLLER_2, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 16), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 17), + }, { + .name =3D "intf_7", .id =3D INTF_7, + .base =3D 0x3b000, .len =3D 0x400, + .type =3D INTF_NONE, + .controller_id =3D MSM_DP_CONTROLLER_2, /* pair with intf_6 for DP MST */ + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 18), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 19), + }, { + .name =3D "intf_8", .id =3D INTF_8, + .base =3D 0x3c000, .len =3D 0x400, + .type =3D INTF_NONE, + .controller_id =3D MSM_DP_CONTROLLER_1, /* pair with intf_4 for DP MST */ + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 12), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 13), + }, +}; + +static const struct dpu_perf_cfg glymur_perf_data =3D { + .max_bw_low =3D 18900000, + .max_bw_high =3D 28500000, + .min_core_ib =3D 2500000, + .min_llcc_ib =3D 0, + .min_dram_ib =3D 800000, + .min_prefill_lines =3D 35, + .danger_lut_tbl =3D {0x3ffff, 0x3ffff, 0x0}, + .safe_lut_tbl =3D {0xfe00, 0xfe00, 0xffff}, + .qos_lut_tbl =3D { + {.nentry =3D ARRAY_SIZE(sc7180_qos_linear), + .entries =3D sc7180_qos_linear + }, + {.nentry =3D ARRAY_SIZE(sc7180_qos_macrotile), + .entries =3D sc7180_qos_macrotile + }, + {.nentry =3D ARRAY_SIZE(sc7180_qos_nrt), + .entries =3D sc7180_qos_nrt + }, + /* TODO: macrotile-qseed is different from macrotile */ + }, + .cdp_cfg =3D { + {.rd_enable =3D 1, .wr_enable =3D 1}, + {.rd_enable =3D 1, .wr_enable =3D 0} + }, + .clk_inefficiency_factor =3D 105, + .bw_inefficiency_factor =3D 120, +}; + +static const struct dpu_mdss_version glymur_mdss_ver =3D { + .core_major_ver =3D 12, + .core_minor_ver =3D 2, +}; + +const struct dpu_mdss_cfg dpu_glymur_cfg =3D { + .mdss_ver =3D &glymur_mdss_ver, + .caps =3D &glymur_dpu_caps, + .mdp =3D &glymur_mdp, + .cdm =3D &dpu_cdm_5_x, + .ctl_count =3D ARRAY_SIZE(glymur_ctl), + .ctl =3D glymur_ctl, + .sspp_count =3D ARRAY_SIZE(glymur_sspp), + .sspp =3D glymur_sspp, + .mixer_count =3D ARRAY_SIZE(glymur_lm), + .mixer =3D glymur_lm, + .dspp_count =3D ARRAY_SIZE(glymur_dspp), + .dspp =3D glymur_dspp, + .pingpong_count =3D ARRAY_SIZE(glymur_pp), + .pingpong =3D glymur_pp, + .dsc_count =3D ARRAY_SIZE(glymur_dsc), + .dsc =3D glymur_dsc, + .merge_3d_count =3D ARRAY_SIZE(glymur_merge_3d), + .merge_3d =3D glymur_merge_3d, + .wb_count =3D ARRAY_SIZE(glymur_wb), + .wb =3D glymur_wb, + .cwb_count =3D ARRAY_SIZE(glymur_cwb), + .cwb =3D sm8650_cwb, + .intf_count =3D ARRAY_SIZE(glymur_intf), + .intf =3D glymur_intf, + .vbif_count =3D ARRAY_SIZE(sm8650_vbif), + .vbif =3D sm8650_vbif, + .perf =3D &glymur_perf_data, +}; + +#endif diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.c index 6641455c4ec6a2d082644f1488ea5f5605ccc208..64e2f8a765530c7181292b3b3a7= d54c4e9431963 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c @@ -726,3 +726,4 @@ static const struct dpu_qos_lut_entry sc7180_qos_nrt[] = =3D { =20 #include "catalog/dpu_10_0_sm8650.h" #include "catalog/dpu_12_0_sm8750.h" +#include "catalog/dpu_12_2_glymur.h" diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.h index f0768f54e9b3d5a3f5a7bec4b66127f2e2284cfd..4964e70610d1b6a2bf6456e767c= c30a8ea653349 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h @@ -749,6 +749,7 @@ struct dpu_mdss_cfg { const struct dpu_format_extended *vig_formats; }; =20 +extern const struct dpu_mdss_cfg dpu_glymur_cfg; extern const struct dpu_mdss_cfg dpu_msm8917_cfg; extern const struct dpu_mdss_cfg dpu_msm8937_cfg; extern const struct dpu_mdss_cfg dpu_msm8953_cfg; diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h b/drivers/gpu/drm/= msm/disp/dpu1/dpu_hw_mdss.h index 175639c8bfbb9bbd02ed35f1780bcbd869f08c36..1ca22971aa9cb684648e492b4c5= 38fdfbfa6b5e3 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h @@ -149,6 +149,10 @@ enum dpu_dspp { DSPP_1, DSPP_2, DSPP_3, + DSPP_4, + DSPP_5, + DSPP_6, + DSPP_7, DSPP_MAX }; =20 @@ -159,6 +163,8 @@ enum dpu_ctl { CTL_3, CTL_4, CTL_5, + CTL_6, + CTL_7, CTL_MAX }; =20 diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c b/drivers/gpu/drm/msm/= disp/dpu1/dpu_kms.c index 4e5a8ecd31f7570beb45fd1629a131e70aaefea8..f4c9767c418d38eb487934da03b= 352ce7063df16 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c @@ -1505,6 +1505,7 @@ static const struct dev_pm_ops dpu_pm_ops =3D { }; =20 static const struct of_device_id dpu_dt_match[] =3D { + { .compatible =3D "qcom,glymur-dpu", .data =3D &dpu_glymur_cfg, }, { .compatible =3D "qcom,msm8917-mdp5", .data =3D &dpu_msm8917_cfg, }, { .compatible =3D "qcom,msm8937-mdp5", .data =3D &dpu_msm8937_cfg, }, { .compatible =3D "qcom,msm8953-mdp5", .data =3D &dpu_msm8953_cfg, }, --=20 2.45.2 From nobody Thu Oct 2 20:25:52 2025 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C8F7322DB8 for ; Thu, 11 Sep 2025 12:29:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593770; cv=none; b=CZHbvj2+ttESO6s7Om78w5yxPu79YbFC6q9WkmpUygYdIYnAGVmwF/gjGs9oXIDbOAh+3ts02iY5QKgEHLEi/HQxoJK3nlOpN3GtEXz0WVpa0D2FEF7aaTJFzkljFG0J6j/cxpjDvg8/jAot76Sq0/E5ErHuljXgXoVIy+J615k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757593770; c=relaxed/simple; bh=yTtr23lhqbScJlmUZX3cbsRwsRc0pG1apQVh15j5H+4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=TH/v9QhvgEpB23rbQbvq5x1yjhfs32nud4aENR0iR1po5Q9WsPmHLel2srctXM29cpsOXxbJ2WJO09EHxJo7RohbRSA3+S80tSY9z1vhSgAL7PHQjkpVFCzY+0JUUvxi3ubkUIXI3gRD4D+2036DBtxSxM3eCxvhRTOVh+Jqne4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=vWH7+33c; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="vWH7+33c" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-3df15fdf0caso572906f8f.0 for ; Thu, 11 Sep 2025 05:29:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1757593767; x=1758198567; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=rK5gauka6WJHEkf+0ee8itGvW8sd0sVeeoCYGXwGtNQ=; b=vWH7+33c7KtphKaMW8IVPywUaC5ZvEo0f6xwejVSWeNl4254CZRaQ5f0FztvD7k44f ailXFHqsmFVkQ+wzcTjP46Yw0DvFAmYpVT+7FqoVGVlwsAzGJAcGmEDP2yEVJXf2gdEo BPhAD/yFxCxid1lZ3p//A6TCFjOXX7d2mvdRLS83tWkV8fc5cXJrU2ExLTv05NGG4COi qn2c9zPJsIx+63WsKIJyZn3bf8JGp/N7nGIdcngesKd2nB6CyAEH04Yflxk6NeEkMrSD AK7OLCxfh62+B/LXdZINK+kqhblLPqbcY7MWbU9bmZpyRjEkGyNAGpX4M4JWI8+ThvPC Jw0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757593767; x=1758198567; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rK5gauka6WJHEkf+0ee8itGvW8sd0sVeeoCYGXwGtNQ=; b=CXBa9aJYVe8xTau5BklfZ4/scWpzlp3qkkDSwVhHaIhzGTgXfV4Fu0oiSKFCTQ1xUX 5qbuYHJiVQVIIvtzL/NF4lZnobb8G/KElqR73omWiqErFBePnc8206lYAHZSd2fJJCMM 0EpvgiiZcqi5sbsQjGbwQq6rdALavoosjazHASV6i5C/Dh1ukRsVNEStR6DNcVUpknaB Zq/Dne1kbfGLQG7h2fFNHeLcVcmjNt+sj3/y9guj0Ig8nw+Iqvy3JJLaXb7QlaT+X70S C3kXeIb+BBjB00fGmWf/IfPcYgFIG8HfjAeZw5EYeSzx0hUPEXYwXmhA3x5XxpIAFhGl zPlg== X-Forwarded-Encrypted: i=1; AJvYcCW78DzB923ZcLZq6jW1j91UGsnXr0DO0hPMnV5bEMgaLJtCUZNhepSGavuxyGo3nIlsT3dzPYxe54SI2Ss=@vger.kernel.org X-Gm-Message-State: AOJu0YyMH9Qo7MqKo1foDL3l/Jr+Vm1Vz7XHo6tuiOvd0zdortKJRU0R 0rRk5NNLPECFDNIZot6NdQQdMuf0d3PlthLc3NNRLxsTy3LZrynaJZUBZcSqGPn3zYY= X-Gm-Gg: ASbGncu6B34o/HlKVPBHeQUY5H5Xq72gkdCXzUJ1EztxRnhhO0WIBsQxLVnA9Jdg8zB G1Gx/GQxELhdtBA5g/CZySNAPpB77aVmw9P7uLThFXSMRFFiBUE41gHXEIBUNibRvLGJTuFMO/S dFgHBnNRQqm+k/VjMlWpTWAlCYpDH4OzbLus9Qw6mpAZajjlams/WTIzVz8FoowN3Q3PP7l83D+ SKiqFuDnSi01JacU4lnjF1OcLOaReuyBCOm0uRS8riN1X8fIqV3sA/bhsamtfvJW9xOZaZkYyiO Vr2ASF9gUkfEU/8zeUeXrZXU5SzYXu5YCvcGO8FOzzV2CLWcBcCVE4s1FEaVfS8oocL2umQZZr7 2vx9U5+OhmXbBKF2NqsOxuAjhAWHH2xZ7kQ== X-Google-Smtp-Source: AGHT+IE1cC/g8IOGUUpBkwH6C0EwoEtNLSlV22sbFAF6cIH/wjd9irgm7/iYj5aVuHtsstJb9iHmsw== X-Received: by 2002:a05:6000:2c0f:b0:3cf:3f1:acc3 with SMTP id ffacd0b85a97d-3e64d03a044mr16590630f8f.60.1757593766805; Thu, 11 Sep 2025 05:29:26 -0700 (PDT) Received: from hackbox.lan ([86.121.170.194]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3e7607cd424sm2230444f8f.36.2025.09.11.05.29.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Sep 2025 05:29:26 -0700 (PDT) From: Abel Vesa Date: Thu, 11 Sep 2025 15:28:53 +0300 Subject: [PATCH 6/6] drm/msm/dp: Add support for Glymur Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250911-glymur-display-v1-6-d391a343292e@linaro.org> References: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> In-Reply-To: <20250911-glymur-display-v1-0-d391a343292e@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=1743; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=yTtr23lhqbScJlmUZX3cbsRwsRc0pG1apQVh15j5H+4=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBowsCXXllfZnncjUx401LCYZHaYbpDX3c6m2/21 U0nyQGiUlSJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaMLAlwAKCRAbX0TJAJUV Vm9kEACp8OBToeqBuXF1mK1YJ1FPkcHUkIU+HxqB9KpAvinTrIYTMv5IZa/QZCD3k68DovOSoMC 208JSw/Y4yFqgt6VaoEe036pfLuNh0xDjutfo1XNXGW5favOIO2TIZemDdvn+SNzwfPwP8qiLw4 xby9+umqV7Ndxk/+7THWqvfSow6FWT9AQ2roJ5QPT9Z74UmRsonZgL3t8wNdTzxWWW/x6gOY4B+ TI2YjWXpr8TxIiB/Z74+p7A9iCFD505EUbLCo/gCx8U0P7X6SVwOXJCdvzCz+wGZo2koxXnvXbO 22TTZZBoG+p4KQKFeYRreXlvu/JozLoIQ70S7mR3FyX/09SXinLfV/nXmP2Zrs2R1gxgDfM6Gkd KOC4dctiBsQPXYXGGNQvDhM06Y7nYBkNZXnADL/snmfWRBMpDnu+cDqfVeAW2PBMsldotiVGgu8 5YGfGeAvCKPHB93n3lyYmvoYlTITv2CN8RtUDhkYDx8krwVy4HONBjoBKFH3qjn2ShFLKD14w40 0FqpHbzkJvvlFN4VQt7kZr0Rx6Et+/NbYJxxYgxQLG4ifQzj4Tfp+IzbtKtyo2GWrvSsJHMOtSO OkfpAV742Cbv1ukc5QbbGXowNlgIDi+FuZuRJFmoxyjqkHXf2v1dahCAP6ZGbxuGn2NeILwr1nb U8YXvWMFTS8AUeQ== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE The Qualcomm Glymur platform comes with 4 DisplayPort controllers, which have different offsets than all previous platforms. Describe them and add the compatible. Signed-off-by: Abel Vesa Reviewed-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/dp/dp_display.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/d= p_display.c index d87d47cc7ec3eb757ac192c411000bc50b824c59..9bd9cd5c1e03cc17598b222177b= 6682bbcd89f0c 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -130,6 +130,14 @@ struct msm_dp_desc { bool wide_bus_supported; }; =20 +static const struct msm_dp_desc msm_dp_desc_glymur[] =3D { + { .io_start =3D 0x0af54000, .id =3D MSM_DP_CONTROLLER_0, .wide_bus_suppor= ted =3D true }, + { .io_start =3D 0x0af5c000, .id =3D MSM_DP_CONTROLLER_1, .wide_bus_suppor= ted =3D true }, + { .io_start =3D 0x0af64000, .id =3D MSM_DP_CONTROLLER_2, .wide_bus_suppor= ted =3D true }, + { .io_start =3D 0x0af6c000, .id =3D MSM_DP_CONTROLLER_3, .wide_bus_suppor= ted =3D true }, + {} +}; + static const struct msm_dp_desc msm_dp_desc_sa8775p[] =3D { { .io_start =3D 0x0af54000, .id =3D MSM_DP_CONTROLLER_0, .wide_bus_suppor= ted =3D true }, { .io_start =3D 0x0af5c000, .id =3D MSM_DP_CONTROLLER_1, .wide_bus_suppor= ted =3D true }, @@ -187,6 +195,7 @@ static const struct msm_dp_desc msm_dp_desc_x1e80100[] = =3D { }; =20 static const struct of_device_id msm_dp_dt_match[] =3D { + { .compatible =3D "qcom,glymur-dp", .data =3D &msm_dp_desc_glymur }, { .compatible =3D "qcom,sa8775p-dp", .data =3D &msm_dp_desc_sa8775p }, { .compatible =3D "qcom,sc7180-dp", .data =3D &msm_dp_desc_sc7180 }, { .compatible =3D "qcom,sc7280-dp", .data =3D &msm_dp_desc_sc7280 }, --=20 2.45.2