From nobody Thu Oct 2 22:47:39 2025 Received: from mail-ed1-f45.google.com (mail-ed1-f45.google.com [209.85.208.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D4D37319875 for ; Wed, 10 Sep 2025 10:44:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757501069; cv=none; b=EzqWEPSQqeXa1s6+PEpKJg3cSkFJ7B9wy9e5TDpN8Uhjwf9szXrv6PbsTK5kpi3vdUO1pb/X2Yb+OlqNL0GNSVyFOh9iavoMsEKmPfUZ4NtKpg0k+COYdLMP06kCaHw4vEzdOtMKoA5s6lmfC4vgl3U+7gu5VuyNP6mRj9nrxzU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757501069; c=relaxed/simple; bh=NsGEIgGjbOpROhUmLr+vi+i7gGp3+YQdgw+pRaV7CFw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=nsnsxq8bOloREmoXpkJpbKUEMwC1N5uec39nLj9nazMbuLPBoyxKGTMS17NDLCbk92Nw4EUsiLLtvZNutEjKQxt6AEH8CMaD/wkxQaKHcfcpXtp5hxGooLwDXuFcwt6SYvNKmOLwpBX7yX5wpa0ofen3VDp8kmFA9kXs/uOl2zo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=f0WXZJw+; arc=none smtp.client-ip=209.85.208.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="f0WXZJw+" Received: by mail-ed1-f45.google.com with SMTP id 4fb4d7f45d1cf-628f2102581so598893a12.2 for ; Wed, 10 Sep 2025 03:44:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1757501065; x=1758105865; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=/EvFDcJgp1O+VKVo0SG7emVdOYaEBH1SQVuBhC1JrkI=; b=f0WXZJw+0E7aTRRmvy52PXpfxOvbC1eT2Nxd7Fe0zT7DflyCbKjbTnU2xpxdNCulDA Ixwt8UWd1j/UnmZRw6H4GcCDXC4GxXRpqfJiAmEDhVo/ufSJVV4C4gJRF8PGbpDF+ona WOzULSC9QQL+dTU2c8C7BX8NGHQoROLR+5ABaOj/NpTmxXj8hFPD82Va19LF7oLxXCMF GDaAwqSachJasS3kKisKFIAHByWzviB5j/RtjpsdMFnuk4Y8/2JLF6qkqhPsMF+Z6MGc A4eyygcyBjuLtN2Nu5A4zi2B4kRfEq8n6nxDyFrdlwdt/IFPfOC4luW4RD0gcezUIe6g 98xw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757501065; x=1758105865; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/EvFDcJgp1O+VKVo0SG7emVdOYaEBH1SQVuBhC1JrkI=; b=DAy7Kdj73mcLnUDlJVvkcUydrXfRBJrQ8UinJRe8a4b0kdMc+Oqmk7CyDwrS2zMZP7 6WfXfeBgkDrdLc6esrLlV1pv2dpamH9hpNRAPs6wqdlfZFeyCgN/RKDKmx/4SoXAbcXZ ym4mn99H4OExY9KH4ChSaMFig8Dk411uCqfzXrjNGY+B5+gihEAp4uIA82HFX22Tn/tf 6w/nwpHn4J5EBAbxTxfgWGCuRsY01lT/DU8iiT/FD5kSXg5nrW/PQmrsY73IlmRm8ti+ y3GlaZBzFEyX9gYib14gly5DDhnMhsyBg0oAnuLJD2XXxulD4oXh9o9c3QjigRAh1S+H vLDA== X-Gm-Message-State: AOJu0YxZDO38Mr9yvP+B6tBky2mUg/fR5IZMDsCi1nKWT+zMofBpvoTW yVIZGGtxWiCkz40SzdVdVLUffgSmHOs9OzIWKVNSShCRYz+Qd1c/qaG0cGbptXvj05Y= X-Gm-Gg: ASbGnctyFrDSyHm5HSykVU1CplNZ1Ww2pkovp8fWhwOaUROj9FuZzv4PBP8lwMI6n9g 8VwPkvXSHq89IHrdk7VmWCAs0/hiHDxo5A6Il1gDN7MRjChXb5OpR2lgTMHWsFukLj2zcZ2vkga KkDQ5c4g8eQWTB3SvoCPwBNqqFWn5FbODnyz/JzwaWWYH/cMJLW4E7BEGBX3BfnmO+ltQT9q0nf dwGzMgIyKD3qVT93GjCx6D8Z4mD/MS8UNktxikXiX00igSFlj/j21aLGy6cyMd3qmdcjtN24tps WZJIldUfRc9vi9d/rLyQxQubUiigjTFED+RVlhlcEJ7+l0hehElpn+DLvty5mhdmAHU2NlCys/u 9g4pn47Z0b4PJgkgg3fJXjYLo45SS2RTNvU1iHsY= X-Google-Smtp-Source: AGHT+IGrVEygP3UQK3QPTRuiouliI2cTlmDJdwPnEmCPDJmwgq+w28bEx+GIfvtNrVdyRG2wjb+52w== X-Received: by 2002:a05:6402:5205:b0:628:20b9:2607 with SMTP id 4fb4d7f45d1cf-62820b928c8mr5230834a12.2.1757501065066; Wed, 10 Sep 2025 03:44:25 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.123]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-62c01ae5f75sm3144890a12.46.2025.09.10.03.44.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Sep 2025 03:44:24 -0700 (PDT) From: Krzysztof Kozlowski Date: Wed, 10 Sep 2025 12:44:06 +0200 Subject: [PATCH 10/13] memory: tegra124-emc: Add the SoC model prefix to functions Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250910-memory-tegra-cleanup-v1-10-023c33a2d997@linaro.org> References: <20250910-memory-tegra-cleanup-v1-0-023c33a2d997@linaro.org> In-Reply-To: <20250910-memory-tegra-cleanup-v1-0-023c33a2d997@linaro.org> To: Krzysztof Kozlowski , Thierry Reding , Jonathan Hunter Cc: linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org, Aaron Kling , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=10836; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=NsGEIgGjbOpROhUmLr+vi+i7gGp3+YQdgw+pRaV7CFw=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBowVZ3uXiv8MPkFYPIlzPELdHjjsK8XWAaXGIe8 9TlHv+EB6GJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaMFWdwAKCRDBN2bmhouD 12rFEACYAlo4n+X9dQpbM9T4VCfKNl28TRQtZdQtsAm1bXBSu3A4Zjy1WUpJ2PIDXv4RCEJOTvj 8QKuiLDav5lAv4OjyVEfCYi3vU00UgTgOW7QUV6VBDmrw0ml1GIUi4VKJdoEcARNLSjCwC2r5Ct yuezkb+zvIGvhObs1+gqA6zEwbrDQXDX/RjwdHr+NrWp3P1dBJ9nHLvxbl0d8AxVh2WCevcJ671 nvyqc9xKIPfF+CEJWHhhJsnN5lObBCirtXITAlrjy3QPxD4BFeMjfC1hmghOjOiZRAeCecBLhb7 IrmkqMkhE6579MgoehuRd4L1C7jVCm3cmQDqhe476LeBEQcjmxdlu+aGdpt6AftKnGhljIz7KZw hRGTiqV/7TSae63xw6IlbePYrWg4lViEi87FYLSbEjcJY7OIukZpo/gqyLh7BywZHbX9m5qipVa PrjrqyrDvzHOliozYBLKqZsbFGWx8xDCxpH81jlDOirLlcCWqDS053WJis7tMUc3msLrBBE7vsl EIrCeMKaTweVKhR1cJKssnZEw20CxrZFhbSQRaoWhFpitDisXIfDtNb4sYS2Rb8XP+Z980Q8Y7f oIz5OqKvbCKtlNA6YOIrMzh8MY7N8ZwbpSS5L2s3x7jjUJ45h4O2xY2I1ewBVJAQAQWGeWCLWaW zqHeffqH8uhEquA== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Replace "tegra_emc" with "tegra124_emc" in all functions to: 1. Avoid name clashing with other Tegra EMC drivers which makes it easier to jump to function definitions, 2. Decode the calltraces a bit easier, 3. Unify with other Tegra MC and EMC drivers, which use the SoC model prefixes. No functional impact. Signed-off-by: Krzysztof Kozlowski --- drivers/memory/tegra/tegra124-emc.c | 98 ++++++++++++++++++---------------= ---- 1 file changed, 49 insertions(+), 49 deletions(-) diff --git a/drivers/memory/tegra/tegra124-emc.c b/drivers/memory/tegra/teg= ra124-emc.c index f4d703103d9ca155eca92331ee762cecd4e01302..9978ff911c4790b30423064c8fe= 0d3d53e8efcef 100644 --- a/drivers/memory/tegra/tegra124-emc.c +++ b/drivers/memory/tegra/tegra124-emc.c @@ -571,8 +571,8 @@ static void emc_seq_wait_clkchange(struct tegra_emc *em= c) dev_err(emc->dev, "clock change timed out\n"); } =20 -static struct emc_timing *tegra_emc_find_timing(struct tegra_emc *emc, - unsigned long rate) +static struct emc_timing *tegra124_emc_find_timing(struct tegra_emc *emc, + unsigned long rate) { struct emc_timing *timing =3D NULL; unsigned int i; @@ -592,10 +592,10 @@ static struct emc_timing *tegra_emc_find_timing(struc= t tegra_emc *emc, return timing; } =20 -static int tegra_emc_prepare_timing_change(struct tegra_emc *emc, - unsigned long rate) +static int tegra124_emc_prepare_timing_change(struct tegra_emc *emc, + unsigned long rate) { - struct emc_timing *timing =3D tegra_emc_find_timing(emc, rate); + struct emc_timing *timing =3D tegra124_emc_find_timing(emc, rate); struct emc_timing *last =3D &emc->last_timing; enum emc_dll_change dll_change; unsigned int pre_wait =3D 0; @@ -820,10 +820,10 @@ static int tegra_emc_prepare_timing_change(struct teg= ra_emc *emc, return 0; } =20 -static void tegra_emc_complete_timing_change(struct tegra_emc *emc, - unsigned long rate) +static void tegra124_emc_complete_timing_change(struct tegra_emc *emc, + unsigned long rate) { - struct emc_timing *timing =3D tegra_emc_find_timing(emc, rate); + struct emc_timing *timing =3D tegra124_emc_find_timing(emc, rate); struct emc_timing *last =3D &emc->last_timing; u32 val; =20 @@ -986,8 +986,8 @@ static int cmp_timings(const void *_a, const void *_b) return 1; } =20 -static int tegra_emc_load_timings_from_dt(struct tegra_emc *emc, - struct device_node *node) +static int tegra124_emc_load_timings_from_dt(struct tegra_emc *emc, + struct device_node *node) { int child_count =3D of_get_child_count(node); struct emc_timing *timing; @@ -1015,15 +1015,15 @@ static int tegra_emc_load_timings_from_dt(struct te= gra_emc *emc, return 0; } =20 -static const struct of_device_id tegra_emc_of_match[] =3D { +static const struct of_device_id tegra124_emc_of_match[] =3D { { .compatible =3D "nvidia,tegra124-emc" }, { .compatible =3D "nvidia,tegra132-emc" }, {} }; -MODULE_DEVICE_TABLE(of, tegra_emc_of_match); +MODULE_DEVICE_TABLE(of, tegra124_emc_of_match); =20 static struct device_node * -tegra_emc_find_node_by_ram_code(struct device_node *node, u32 ram_code) +tegra124_emc_find_node_by_ram_code(struct device_node *node, u32 ram_code) { struct device_node *np; int err; @@ -1041,7 +1041,7 @@ tegra_emc_find_node_by_ram_code(struct device_node *n= ode, u32 ram_code) return NULL; } =20 -static void tegra_emc_rate_requests_init(struct tegra_emc *emc) +static void tegra124_emc_rate_requests_init(struct tegra_emc *emc) { unsigned int i; =20 @@ -1143,7 +1143,7 @@ static int emc_set_max_rate(struct tegra_emc *emc, un= signed long rate, * valid range. */ =20 -static bool tegra_emc_validate_rate(struct tegra_emc *emc, unsigned long r= ate) +static bool tegra124_emc_validate_rate(struct tegra_emc *emc, unsigned lon= g rate) { unsigned int i; =20 @@ -1154,8 +1154,8 @@ static bool tegra_emc_validate_rate(struct tegra_emc = *emc, unsigned long rate) return false; } =20 -static int tegra_emc_debug_available_rates_show(struct seq_file *s, - void *data) +static int tegra124_emc_debug_available_rates_show(struct seq_file *s, + void *data) { struct tegra_emc *emc =3D s->private; const char *prefix =3D ""; @@ -1171,9 +1171,9 @@ static int tegra_emc_debug_available_rates_show(struc= t seq_file *s, return 0; } =20 -DEFINE_SHOW_ATTRIBUTE(tegra_emc_debug_available_rates); +DEFINE_SHOW_ATTRIBUTE(tegra124_emc_debug_available_rates); =20 -static int tegra_emc_debug_min_rate_get(void *data, u64 *rate) +static int tegra124_emc_debug_min_rate_get(void *data, u64 *rate) { struct tegra_emc *emc =3D data; =20 @@ -1182,12 +1182,12 @@ static int tegra_emc_debug_min_rate_get(void *data,= u64 *rate) return 0; } =20 -static int tegra_emc_debug_min_rate_set(void *data, u64 rate) +static int tegra124_emc_debug_min_rate_set(void *data, u64 rate) { struct tegra_emc *emc =3D data; int err; =20 - if (!tegra_emc_validate_rate(emc, rate)) + if (!tegra124_emc_validate_rate(emc, rate)) return -EINVAL; =20 err =3D emc_set_min_rate(emc, rate, EMC_RATE_DEBUG); @@ -1199,11 +1199,11 @@ static int tegra_emc_debug_min_rate_set(void *data,= u64 rate) return 0; } =20 -DEFINE_DEBUGFS_ATTRIBUTE(tegra_emc_debug_min_rate_fops, - tegra_emc_debug_min_rate_get, - tegra_emc_debug_min_rate_set, "%llu\n"); +DEFINE_DEBUGFS_ATTRIBUTE(tegra124_emc_debug_min_rate_fops, + tegra124_emc_debug_min_rate_get, + tegra124_emc_debug_min_rate_set, "%llu\n"); =20 -static int tegra_emc_debug_max_rate_get(void *data, u64 *rate) +static int tegra124_emc_debug_max_rate_get(void *data, u64 *rate) { struct tegra_emc *emc =3D data; =20 @@ -1212,12 +1212,12 @@ static int tegra_emc_debug_max_rate_get(void *data,= u64 *rate) return 0; } =20 -static int tegra_emc_debug_max_rate_set(void *data, u64 rate) +static int tegra124_emc_debug_max_rate_set(void *data, u64 rate) { struct tegra_emc *emc =3D data; int err; =20 - if (!tegra_emc_validate_rate(emc, rate)) + if (!tegra124_emc_validate_rate(emc, rate)) return -EINVAL; =20 err =3D emc_set_max_rate(emc, rate, EMC_RATE_DEBUG); @@ -1229,9 +1229,9 @@ static int tegra_emc_debug_max_rate_set(void *data, u= 64 rate) return 0; } =20 -DEFINE_DEBUGFS_ATTRIBUTE(tegra_emc_debug_max_rate_fops, - tegra_emc_debug_max_rate_get, - tegra_emc_debug_max_rate_set, "%llu\n"); +DEFINE_DEBUGFS_ATTRIBUTE(tegra124_emc_debug_max_rate_fops, + tegra124_emc_debug_max_rate_get, + tegra124_emc_debug_max_rate_set, "%llu\n"); =20 static void emc_debugfs_init(struct device *dev, struct tegra_emc *emc) { @@ -1266,11 +1266,11 @@ static void emc_debugfs_init(struct device *dev, st= ruct tegra_emc *emc) emc->debugfs.root =3D debugfs_create_dir("emc", NULL); =20 debugfs_create_file("available_rates", 0444, emc->debugfs.root, emc, - &tegra_emc_debug_available_rates_fops); + &tegra124_emc_debug_available_rates_fops); debugfs_create_file("min_rate", 0644, emc->debugfs.root, - emc, &tegra_emc_debug_min_rate_fops); + emc, &tegra124_emc_debug_min_rate_fops); debugfs_create_file("max_rate", 0644, emc->debugfs.root, - emc, &tegra_emc_debug_max_rate_fops); + emc, &tegra124_emc_debug_max_rate_fops); } =20 static inline struct tegra_emc * @@ -1334,7 +1334,7 @@ static int emc_icc_set(struct icc_node *src, struct i= cc_node *dst) return 0; } =20 -static int tegra_emc_interconnect_init(struct tegra_emc *emc) +static int tegra124_emc_interconnect_init(struct tegra_emc *emc) { const struct tegra_mc_soc *soc =3D emc->mc->soc; struct icc_node *node; @@ -1383,7 +1383,7 @@ static int tegra_emc_interconnect_init(struct tegra_e= mc *emc) return dev_err_probe(emc->dev, err, "failed to initialize ICC\n"); } =20 -static int tegra_emc_opp_table_init(struct tegra_emc *emc) +static int tegra124_emc_opp_table_init(struct tegra_emc *emc) { u32 hw_version =3D BIT(tegra_sku_info.soc_speedo_id); int opp_token, err; @@ -1425,12 +1425,12 @@ static int tegra_emc_opp_table_init(struct tegra_em= c *emc) return err; } =20 -static void devm_tegra_emc_unset_callback(void *data) +static void devm_tegra124_emc_unset_callback(void *data) { tegra124_clk_set_emc_callbacks(NULL, NULL); } =20 -static int tegra_emc_probe(struct platform_device *pdev) +static int tegra124_emc_probe(struct platform_device *pdev) { struct device_node *np; struct tegra_emc *emc; @@ -1454,9 +1454,9 @@ static int tegra_emc_probe(struct platform_device *pd= ev) =20 ram_code =3D tegra_read_ram_code(); =20 - np =3D tegra_emc_find_node_by_ram_code(pdev->dev.of_node, ram_code); + np =3D tegra124_emc_find_node_by_ram_code(pdev->dev.of_node, ram_code); if (np) { - err =3D tegra_emc_load_timings_from_dt(emc, np); + err =3D tegra124_emc_load_timings_from_dt(emc, np); of_node_put(np); if (err) return err; @@ -1470,10 +1470,10 @@ static int tegra_emc_probe(struct platform_device *= pdev) =20 platform_set_drvdata(pdev, emc); =20 - tegra124_clk_set_emc_callbacks(tegra_emc_prepare_timing_change, - tegra_emc_complete_timing_change); + tegra124_clk_set_emc_callbacks(tegra124_emc_prepare_timing_change, + tegra124_emc_complete_timing_change); =20 - err =3D devm_add_action_or_reset(&pdev->dev, devm_tegra_emc_unset_callbac= k, + err =3D devm_add_action_or_reset(&pdev->dev, devm_tegra124_emc_unset_call= back, NULL); if (err) return err; @@ -1483,16 +1483,16 @@ static int tegra_emc_probe(struct platform_device *= pdev) return dev_err_probe(&pdev->dev, PTR_ERR(emc->clk), "failed to get EMC clock\n"); =20 - err =3D tegra_emc_opp_table_init(emc); + err =3D tegra124_emc_opp_table_init(emc); if (err) return err; =20 - tegra_emc_rate_requests_init(emc); + tegra124_emc_rate_requests_init(emc); =20 if (IS_ENABLED(CONFIG_DEBUG_FS)) emc_debugfs_init(&pdev->dev, emc); =20 - tegra_emc_interconnect_init(emc); + tegra124_emc_interconnect_init(emc); =20 /* * Don't allow the kernel module to be unloaded. Unloading adds some @@ -1504,16 +1504,16 @@ static int tegra_emc_probe(struct platform_device *= pdev) return 0; }; =20 -static struct platform_driver tegra_emc_driver =3D { - .probe =3D tegra_emc_probe, +static struct platform_driver tegra124_emc_driver =3D { + .probe =3D tegra124_emc_probe, .driver =3D { .name =3D "tegra-emc", - .of_match_table =3D tegra_emc_of_match, + .of_match_table =3D tegra124_emc_of_match, .suppress_bind_attrs =3D true, .sync_state =3D icc_sync_state, }, }; -module_platform_driver(tegra_emc_driver); +module_platform_driver(tegra124_emc_driver); =20 MODULE_AUTHOR("Mikko Perttunen "); MODULE_DESCRIPTION("NVIDIA Tegra124 EMC driver"); --=20 2.48.1