From nobody Thu Oct 2 22:52:50 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7E4E931815E; Wed, 10 Sep 2025 11:07:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757502424; cv=none; b=sDmb7bQBS8YxwgA2IBudUAopa6FYoDnrK1lKTUfzjIOHVHGkgGy5Lymuss5IYQZVIAMue5PAue2dkMAMGK4VsI6q7EIqFiWz3Nm2fen8WF55SpLHbEYnWZEFiNDQ2h2OX2i9ZYS0HiwJADZFGjUVC37xpY2dTJXJRQMQ1YsfFGo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757502424; c=relaxed/simple; bh=CTQ2uJ0gKKGjYzMxUF7lMEm0aencAk/Qhedf6jIlwFc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=JK3onmSbvEfIRxF5sc3jyS9q/L/I3nTd4LswMu8XsX2cvRg4J1YE+E1+945LyF7u2pe5WlnHWrVwTCJ4pHWn51CbjcwsEmEcGyGLsv3TpCgOv2OES4AfSkOpNgWnRAFNdVMswh/3XhNKeDKhUgnoz5D/7KxM0oINXvP8aTT32FI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=qualcomm.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=oyad040P; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="oyad040P" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 58AAF7B1003535; Wed, 10 Sep 2025 11:06:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= CJRwRky7HEXScqDVs6TiyYFrEUEYOFo2XTLfjKl1DLs=; b=oyad040PewAZsb2v e3NzXQqOX5Wy9L54OIbt+9bbOuq0lhhTg8rV9egCe5BzuOelTs9whb//aR79eN/U 7An7gPHXHR6mQao0zHSKmMn8/K9LdEMuVmcL0DfDv52HayrQ5sJ+ZbXv8+MAew8A 1SgDrcCAFR/r1slzjt2RQcPufMq5bZuJ36lTnwVjNP3Jka2bWBYul6f7SMaUG+oj iKn20hQCY0BOnjzyiWP6UfCeuRJQbSyp5IyeACM/IiY1T3xFw51XRddu1TCXMPDw 9t6EXdnzjOMAgh/C+L0REzD9SFSiuS3LOM+IlTeeC/hKTYO58eM/CzPlt5BfiHgF yyxCTw== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 490db8knat-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 10 Sep 2025 11:06:57 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 58AB6uo9032528 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 10 Sep 2025 11:06:56 GMT Received: from cse-cd01-lnx.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Wed, 10 Sep 2025 04:06:52 -0700 From: Wenmeng Liu Date: Wed, 10 Sep 2025 19:06:22 +0800 Subject: [PATCH v4 2/3] arm64: dts: qcom: sa8775p: Add CCI definitions Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250910-camss_rb8-v4-2-28f44e1880b8@oss.qualcomm.com> References: <20250910-camss_rb8-v4-0-28f44e1880b8@oss.qualcomm.com> In-Reply-To: <20250910-camss_rb8-v4-0-28f44e1880b8@oss.qualcomm.com> To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , , , CC: , , , , , Konrad Dybcio , Wenmeng Liu X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1757502402; l=7540; i=wenmeng.liu@oss.qualcomm.com; s=20250211; h=from:subject:message-id; bh=CTQ2uJ0gKKGjYzMxUF7lMEm0aencAk/Qhedf6jIlwFc=; b=6vYdgs6TTx5f4UrrbnNsNYYV07tLZuq0haqUTTXSC2HLUx3e9R5pOep+rwtsehUIcD1gOURVH KVvJYCrM+4cC6LdoljZaE8fDze1HuqlmGi7Qd9WONQZA4b7VSY+xRyd X-Developer-Key: i=wenmeng.liu@oss.qualcomm.com; a=ed25519; pk=PTegr3w0f1C9dOSL6CUdJR5+u+X/4vsW7VMfwIMeMXQ= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA2MDAzMSBTYWx0ZWRfX4tgOCylXlnYa 9FX+PD/3XB9e+d3XnjxoBDBZixlSAndXZ81BfXZoTMRWZqcEct8urwfn2QxdDABe/kIarcWFWJF 6vVmEul+I3nZZ7uJon5fZitoLR3cSwTjhCqEBhzsw+0qigQddmAToTKFmLacyJBLs/XNPM/ACoj iAQxLWmEeyq3Cb47OlTYxQb4eXcE8HTn3eFmahL12s8sUwVlLH9byzoHmcppT37A2pGnn3eWbNa l5y9uU8vPKA/3XY3aqUhS8K/2837Et+YKgkcRCFUMzcptDYwZLdh5lwKIeCT0kyEOL3z7wapn5m 8h3gp9QbOQ9orPZ/wdkFzZmQRDrIk4Op1VgcZcFYqusCRDMdF7sEbq6xoMJWEllYBRIuxPFDOf+ 3xJ48sVv X-Proofpoint-ORIG-GUID: rXP4-bUJRE_MBT6NDxlQKMlq7Eu5EUL6 X-Proofpoint-GUID: rXP4-bUJRE_MBT6NDxlQKMlq7Eu5EUL6 X-Authority-Analysis: v=2.4 cv=VIDdn8PX c=1 sm=1 tr=0 ts=68c15bd2 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=CFfrEA4lfVCQpy_kl8YA:9 a=QEXdDO2ut3YA:10 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-09_03,2025-09-10_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 spamscore=0 suspectscore=0 bulkscore=0 phishscore=0 adultscore=0 clxscore=1015 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509060031 Qualcomm SA8775P SoC contains 4 Camera Control Interface controllers. Reviewed-by: Bryan O'Donoghue Reviewed-by: Konrad Dybcio Signed-off-by: Wenmeng Liu --- arch/arm64/boot/dts/qcom/lemans.dtsi | 268 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 268 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans.dtsi b/arch/arm64/boot/dts/qco= m/lemans.dtsi index 3246ba05a88cd4979de70e1a3c3db3cd5c894379..f557cf1f2bb54fd8d92e910fb6b= fd17f39a1dd4f 100644 --- a/arch/arm64/boot/dts/qcom/lemans.dtsi +++ b/arch/arm64/boot/dts/qcom/lemans.dtsi @@ -4358,6 +4358,162 @@ videocc: clock-controller@abf0000 { #power-domain-cells =3D <1>; }; =20 + cci0: cci@ac13000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac13000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_0_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci0_0_default &cci0_1_default>; + pinctrl-1 =3D <&cci0_0_sleep &cci0_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci0_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci0_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci1: cci@ac14000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac14000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_1_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci1_0_default &cci1_1_default>; + pinctrl-1 =3D <&cci1_0_sleep &cci1_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci1_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci1_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci2: cci@ac15000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac15000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_2_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci2_0_default &cci2_1_default>; + pinctrl-1 =3D <&cci2_0_sleep &cci2_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci2_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci2_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci3: cci@ac16000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac16000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_3_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci3_0_default &cci3_1_default>; + pinctrl-1 =3D <&cci3_0_sleep &cci3_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci3_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci3_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + camss: isp@ac78000 { compatible =3D "qcom,sa8775p-camss"; =20 @@ -5201,6 +5357,118 @@ dp1_hot_plug_det: dp1-hot-plug-det-state { bias-disable; }; =20 + cci0_0_default: cci0-0-default-state { + pins =3D "gpio60", "gpio61"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci0_0_sleep: cci0-0-sleep-state { + pins =3D "gpio60", "gpio61"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci0_1_default: cci0-1-default-state { + pins =3D "gpio52", "gpio53"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci0_1_sleep: cci0-1-sleep-state { + pins =3D "gpio52", "gpio53"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci1_0_default: cci1-0-default-state { + pins =3D "gpio62", "gpio63"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci1_0_sleep: cci1-0-sleep-state { + pins =3D "gpio62", "gpio63"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci1_1_default: cci1-1-default-state { + pins =3D "gpio54", "gpio55"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci1_1_sleep: cci1-1-sleep-state { + pins =3D "gpio54", "gpio55"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci2_0_default: cci2-0-default-state { + pins =3D "gpio64", "gpio65"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci2_0_sleep: cci2-0-sleep-state { + pins =3D "gpio64", "gpio65"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci2_1_default: cci2-1-default-state { + pins =3D "gpio56", "gpio57"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci2_1_sleep: cci2-1-sleep-state { + pins =3D "gpio56", "gpio57"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci3_0_default: cci3-0-default-state { + pins =3D "gpio66", "gpio67"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci3_0_sleep: cci3-0-sleep-state { + pins =3D "gpio66", "gpio67"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci3_1_default: cci3-1-default-state { + pins =3D "gpio58", "gpio59"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci3_1_sleep: cci3-1-sleep-state { + pins =3D "gpio58", "gpio59"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + qup_i2c0_default: qup-i2c0-state { pins =3D "gpio20", "gpio21"; function =3D "qup0_se0"; --=20 2.34.1