From nobody Thu Oct 2 23:51:49 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 59FC9321F4C; Tue, 9 Sep 2025 11:43:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757418198; cv=none; b=q9OYR+frKiHl8crkE+nKlUsrjZNAiuQWX6f+tilS+WWUhvSLvaSyqlHI1IIJJbouNLTUyaXk5VvLbglWQejyXaYtjvPHraF+zvgUY+B4DcupLotJc5opDDKIvg5aDzJbSFrsyoSDUeH2P2jTB9mEi+MmXJbwNtTjo2FWaP6W5X0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757418198; c=relaxed/simple; bh=5wNHbBK0XxQh3Dl4CJgCp5Lcxvmf8C4eGCaWWIScw8o=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=AJDoaEaa1IxxpfmY5xNGdZBOp9DwR2giNVlDksCCtTo8baCNUaRJuhLKihRNn+CKTyoYrAGRzupyPCqLS4kfaKAmV3GYr9+g7LuEiIg9HluxnTk2CH3YSgJSeSWPeWo+HsQohLJsaKT6kLrDMikdDPn5iBLbkz/7ptxlNbdIvu8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=cgQW5vbB; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="cgQW5vbB" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5899LURA020161; Tue, 9 Sep 2025 11:43:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= me3s5KtnGfnPX3nQQuFWMWrdf93eGrA2nAX6p7Z51Aw=; b=cgQW5vbBqMBhkvw5 Ne4lkwu5yLdGI6q1shOiXs4hpmWoNlstZefYLUzysjokXWBfBcXD59z6KspkhrVL 0weyisiVnzgHVicbDyqwDsydE+bBtjqWxmsFFFiznTdMoLJiAUKg1Yqes/VLqSYA AxcdiYHcC3QrgQOE4iEpQF2hOYn43Wcf+UA1ocYs2JhQSzcsgT5MR6mAwFyijIFT ZeH1iEEr2A042YmxZ7Lffwu+g04iNZM5UlAa8XFpJq5bl6KUpJytUm8P5E8MBo2X B3ZwureU89Myc6MnUIp6VtpStBL5CI4/wmT3rr7LyPjGD1VwoBuyKQjBLLMOAu0i REfWWA== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 491vc2436q-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 09 Sep 2025 11:43:06 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 589Bh5ad020131 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 9 Sep 2025 11:43:05 GMT Received: from hu-vikramsa-hyd.qualcomm.com (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 9 Sep 2025 04:43:00 -0700 From: Vikram Sharma To: , , , , , , , , , , CC: , , , , , Subject: [PATCH 1/4] dt-bindings: i2c: qcom-cci: Document qcs8300 compatible Date: Tue, 9 Sep 2025 17:12:38 +0530 Message-ID: <20250909114241.840842-2-quic_vikramsa@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250909114241.840842-1-quic_vikramsa@quicinc.com> References: <20250909114241.840842-1-quic_vikramsa@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=FN4bx/os c=1 sm=1 tr=0 ts=68c012ca cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=phzA4CzYhpZqrDFsW3YA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: lmNws11Z61Ia6VwWHaFCnrzzZlGpDzkr X-Proofpoint-GUID: lmNws11Z61Ia6VwWHaFCnrzzZlGpDzkr X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA4MDA5NCBTYWx0ZWRfX7KU+vljVLFYu i73wCLcdBN1xAgEd3i/TtH9nCaOWndVvwGY8DvZa3bfFFxlpk+UO5SVSfKaVZBDQKifNiP1HJXk tJiJGnRRWmSs/OHRJ4A5H+qLHRGRIzKTDJToIEK/b/oADEXZj466MDQE1zBc2IT5d2a0Qyf1cnl y8hRSHDBA1X4yZ8OWCwWgi0YD+/gZgUtTe/ItxNYq47vmBwTSFqYLJX2w7Asn4oH2zOO9o2xw5r KChVTL54nC+NyejRihPdmTKuWAabtAW23UyvcpE1EiVppomVNJFZkt5lxxt44ol3HdTvZdoSKC4 4WzTt3eilyEomtH6buVo6wV17CyXta9CdrtrhNCNpaC4tD405Zjo0BubxX/w1YUO98xXliNT5Xg MhIBkR0E X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-09_01,2025-09-08_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 priorityscore=1501 clxscore=1015 phishscore=0 adultscore=0 bulkscore=0 impostorscore=0 malwarescore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509080094 Content-Type: text/plain; charset="utf-8" From: Nihal Kumar Gupta Add device tree bindings for the CCI controller on the Qualcomm QCS8300 SoC. Introduce the "qcom,qcs8300-cci" compatible string. Signed-off-by: Nihal Kumar Gupta Signed-off-by: Vikram Sharma Reviewed-by: Bryan O'Donoghue --- Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml b/Docu= mentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml index 73144473b9b2..d50359019501 100644 --- a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml +++ b/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml @@ -25,6 +25,7 @@ properties: =20 - items: - enum: + - qcom,qcs8300-cci - qcom,sc7280-cci - qcom,sc8280xp-cci - qcom,sdm670-cci @@ -223,6 +224,7 @@ allOf: compatible: contains: enum: + - qcom,qcs8300-cci - qcom,sm8550-cci - qcom,sm8650-cci - qcom,x1e80100-cci --=20 2.25.1 From nobody Thu Oct 2 23:51:49 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B551E322C9F; Tue, 9 Sep 2025 11:43:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757418203; cv=none; b=Vt16iguY72qJqdL/Akw4fTkmIQDnhqNSD5NeG4SweX83YG2SOfRid87FY8kQv/38xZHUbllt0/gTP6soSXllzSrQlTA6rw7hWrRzceay7QQdywFDJmsXXYZ5doIWr882CFS/926QNLt0K6jTz1yjUyjULE2AbQDGaiKpwaWw4Vg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757418203; c=relaxed/simple; bh=XNRGG0NK/Nz249Hb/tf9r1n5uPMiMWuRcLibzyxL4JY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=VD2CShNY855uJVPQgzvJzWqOc9ZvAFGv+6nYUGNqsOp26rP2G8RHX9ZD59yo3q5mzL2cuAy87D3asaJA1uYZBWmx1SNNo/oRXePC48yq8pzVDH4dkdObXAFJ17GsMO8w9GhxN85JUTQ2LJxEOs5XEPn+zbaL3+666v5uYvJCdP0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ZEBUTxl4; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ZEBUTxl4" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5899LmAZ011213; Tue, 9 Sep 2025 11:43:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= YaOp/t3SLRaBjx3H4V2Xff7RXEwa1QPYujP2NpSuZng=; b=ZEBUTxl4trFwH9BB Opg9KV2V3IRlgXL0kk2FkpEwStCS/hp3iUcVSwAI0EPTAnuoyh+xf0mUj1+noYEY dqz6KcHYkhDkW14YbePuiUzPKqVk8Phkze4ObYOIzIJcU3D/d28OqJb6bayVzvkP FWY2pcQ3ZmfvOykUK/iLMbhBZ1pSzQWpZl07u03MWDI3wSXXGzRXkOVjHVoHqBQy 7vJaAvxzB1UMz36P2BnM4uVT+J6G/qc4c4ke9MyJDgrOSSUrvEatAWwqf9eaFwHV NIaJIqNwDGYyNW4FZvDIanK9n+Z9G4WCoYUQsmKMpXYUvHuCJ+84T4tptQK9RJRU N2FzOg== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 490cj0r2c7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 09 Sep 2025 11:43:11 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 589BhAXJ024562 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 9 Sep 2025 11:43:10 GMT Received: from hu-vikramsa-hyd.qualcomm.com (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 9 Sep 2025 04:43:05 -0700 From: Vikram Sharma To: , , , , , , , , , , CC: , , , , , , Ravi Shankar , Vishal Verma Subject: [PATCH 2/4] arm64: dts: qcom: qcs8300: Add CCI definitions Date: Tue, 9 Sep 2025 17:12:39 +0530 Message-ID: <20250909114241.840842-3-quic_vikramsa@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250909114241.840842-1-quic_vikramsa@quicinc.com> References: <20250909114241.840842-1-quic_vikramsa@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: qnJMp4_IaQ23WjnWi8eNenRMHZaFGYUW X-Proofpoint-GUID: qnJMp4_IaQ23WjnWi8eNenRMHZaFGYUW X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA2MDAyNCBTYWx0ZWRfX31N3KUU3yNDW ZUb6zr+QBtOpq2cfJu0vTrbiUdww2y3L/tcUJ82wKg45rYSra+ugJZ3trE6r2Fhlz7NsyEvvMY4 DveoEmZLsCcxmenGoAA1S6FKcN7t78sBihI2KLaNdHK+36QHBy2eqOPSAj7gS0qBF05b3T1drUf evyYQVugF93ZRlFiaFwsi4GZ37evEAoQ7MpOmajpbiO4PT8JhD4kjeqM/L8iVZwz25N3ZRg8Cux sx+NERlXI0p1ytS76FeF7QkjTshxIIiDdpV7dpD/rk3VqeO+FZve5sGQ9zPC/uDbViGsWdDgAgI QqyZ2HqMXtbexdjHo4HEUeBLX0Feuk7MvGaLeFnv+oQb2Eh6BEEEk1TVM6YL/K5d1+5iWPjYSaL BZYtKbHc X-Authority-Analysis: v=2.4 cv=QeFmvtbv c=1 sm=1 tr=0 ts=68c012cf cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=aZJ5v1Ye_Xp1hk7wVuMA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-09_01,2025-09-08_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 clxscore=1015 spamscore=0 impostorscore=0 bulkscore=0 suspectscore=0 adultscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509060024 Content-Type: text/plain; charset="utf-8" From: Nihal Kumar Gupta Add support for three Camera Control Interface (CCI) controllers on the Qualcomm QCS8300 SoC. Configure clocks, power domains, pinctrl states and two I2C buses (i2c0, i2c1) with 1 MHz frequency. Nodes are added in a disabled state by default. Co-developed-by: Ravi Shankar Signed-off-by: Ravi Shankar Co-developed-by: Vishal Verma Signed-off-by: Vishal Verma Co-developed-by: Suresh Vankadara Signed-off-by: Suresh Vankadara Signed-off-by: Nihal Kumar Gupta Signed-off-by: Vikram Sharma --- arch/arm64/boot/dts/qcom/qcs8300.dtsi | 309 ++++++++++++++++++++++++++ 1 file changed, 309 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qc= om/qcs8300.dtsi index a248e269d72d..a69719e291ea 100644 --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi @@ -4681,6 +4681,123 @@ videocc: clock-controller@abf0000 { #power-domain-cells =3D <1>; }; =20 + cci0: cci@ac13000 { + compatible =3D "qcom,qcs8300-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac13000 0x0 0x1000>; + + interrupts =3D ; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_0_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + pinctrl-0 =3D <&cci0_i2c0_default &cci0_i2c1_default>; + pinctrl-1 =3D <&cci0_i2c0_sleep &cci0_i2c1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci0_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci0_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci1: cci@ac14000 { + compatible =3D "qcom,qcs8300-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac14000 0x0 0x1000>; + + interrupts =3D ; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_1_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + pinctrl-0 =3D <&cci1_i2c0_default &cci1_i2c1_default>; + pinctrl-1 =3D <&cci1_i2c0_sleep &cci1_i2c1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci1_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci1_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci2: cci@ac15000 { + compatible =3D "qcom,qcs8300-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac15000 0x0 0x1000>; + + interrupts =3D ; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_2_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + pinctrl-0 =3D <&cci2_i2c0_default &cci2_i2c1_default>; + pinctrl-1 =3D <&cci2_i2c0_sleep &cci2_i2c1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci2_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci2_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + camss: isp@ac78000 { compatible =3D "qcom,qcs8300-camss"; =20 @@ -4975,6 +5092,198 @@ tlmm: pinctrl@f100000 { #interrupt-cells =3D <2>; wakeup-parent =3D <&pdc>; =20 + cci0_i2c0_default: cci0-0-default-state { + sda-pins { + pins =3D "gpio57"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio58"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci0_i2c0_sleep: cci0-0-sleep-state { + sda-pins { + pins =3D "gpio57"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio58"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci0_i2c1_default: cci0-1-default-state { + sda-pins { + pins =3D "gpio29"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio30"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci0_i2c1_sleep: cci0-1-sleep-state { + sda-pins { + pins =3D "gpio29"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio30"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci1_i2c0_default: cci1-0-default-state { + sda-pins { + pins =3D "gpio59"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio60"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci1_i2c0_sleep: cci1-0-sleep-state { + sda-pins { + pins =3D "gpio59"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio60"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci1_i2c1_default: cci1-1-default-state { + sda-pins { + pins =3D "gpio31"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio32"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci1_i2c1_sleep: cci1-1-sleep-state { + sda-pins { + pins =3D "gpio31"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio32"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci2_i2c0_default: cci2-0-default-state { + sda-pins { + pins =3D "gpio61"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio62"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci2_i2c0_sleep: cci2-0-sleep-state { + sda-pins { + pins =3D "gpio61"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio62"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci2_i2c1_default: cci2-1-default-state { + sda-pins { + pins =3D "gpio54"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio55"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci2_i2c1_sleep: cci2-1-sleep-state { + sda-pins { + pins =3D "gpio54"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio55"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + hs0_mi2s_active: hs0-mi2s-active-state { pins =3D "gpio106", "gpio107", "gpio108", "gpio109"; function =3D "hs0_mi2s"; --=20 2.25.1 From nobody Thu Oct 2 23:51:49 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8250432274D; Tue, 9 Sep 2025 11:43:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757418209; cv=none; b=D5eh4ETHuPCLU1x/3l+go7p7Fr5w2J1lrAaMEmowoRiFGRMJa47d3yFxLN4Yg5NSNvyuSBGbrPP9hoAD89QKoihocMOciN/z1voSmlIY1Tvr2igPa6GJ5NVnkX9QKztNy0uZen868hyBZUshVLXcGFzJm9elMtetP/iZASYoCn4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757418209; c=relaxed/simple; bh=3OvZGRzQXTYxm0FiR4CEOwXA5mG46udlgwkkmFJriPU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=X1EayXbQv8wYk0YHe5+4t44Ebav7wbvEYLXv5LeYMKgNVV5YKYUOWbAPQN6ZRAywlTGVNltmbnFcuqsUJbjdDG3Ef47PZuVibBkHdZqQ+ier1QM9ZNkkgO6VvUwWVrwXEm/HYJdPB1xCPki1Ie9bwlgwPkP7TifjTogK7EsGFdI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ge5LXh1f; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ge5LXh1f" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5899LiBS024839; Tue, 9 Sep 2025 11:43:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= bhU78asEdy/SGbxMJ5SzbM2fna+A9Qx2RM+dqaIqbew=; b=ge5LXh1fwvu6rX8+ 0HHxXh+CC74kR7TOdVArSXcWzBWVWDxgG2oQjl0EitqVBwxNQReD5WybgZrw+sT6 eC/EpjQT9uTK/VT3zv2VPq3jW4PgMN/RsWOEklGA84sHy5PWpisZmzVNGT9eZU/J rYVNnYNS6B5eV3sBLpJuKH9IaYosdG4MdHe2xI/mIQ9hexJMSIcfCuu89iJUzSaW VLC4pBPRgP0vGIBfE7UwCIJVB3SY/SI4lB4NAZZEuDWqRsMFbBxeBoOkJQQhrCVs isj7eJnFHNBZEBwqugUC24SwsdaPJkRvOtv46gxuLQDtyH8aVLXzigQDo5SaiX2I nGzibw== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 490by9041b-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 09 Sep 2025 11:43:17 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 589BhGMG006750 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 9 Sep 2025 11:43:16 GMT Received: from hu-vikramsa-hyd.qualcomm.com (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 9 Sep 2025 04:43:10 -0700 From: Vikram Sharma To: , , , , , , , , , , CC: , , , , , , Ravi Shankar , Vishal Verma Subject: [PATCH 3/4] arm64: dts: qcom: monaco-evk-camera: Add DT overlay Date: Tue, 9 Sep 2025 17:12:40 +0530 Message-ID: <20250909114241.840842-4-quic_vikramsa@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250909114241.840842-1-quic_vikramsa@quicinc.com> References: <20250909114241.840842-1-quic_vikramsa@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=Yv8PR5YX c=1 sm=1 tr=0 ts=68c012d5 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=NLwFWGH_UQBbXVxK50EA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: KTPPvG-bW2KZrGgmLM8zYQFb5HGiEuNo X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA2MDAxOCBTYWx0ZWRfX2NF2dj71Tj+k wAyYiAoHAQLX9OLCkk4FsEAbA1y9Phdm6ls5gmRFSQyFQZBKoICwAHahKv0GNYARkyXq2sG0msM fHPspDh/WVfuME5EWxPdU9CPkr1ynnQbDPhEOyFet5szgXBPRpBOBpaoH/l7cmG981W0WVG9+ca OEwDEHR4TJM+Q0Yw7L6ZDiHsBHCrGtEyL95A5RHT5LUTcWopShkoo78ZB7q5kgxXuMLrN3c2FRS V/FL2YFuMv7q8Ng1FKmdvAFQxB6MpMvv1DCImB6tuoga0fGoihWQ3/vl49zDWWTu2nsqnwtX3P2 ++YX4l3yMKBuNzUTWTsor8gBbZL+vy9VLAbFmrtEDHLsQoSAsP7iZgwXLDXIiqOlpjVEpqFgoM8 oYtD3a1Y X-Proofpoint-ORIG-GUID: KTPPvG-bW2KZrGgmLM8zYQFb5HGiEuNo X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-09_01,2025-09-08_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 malwarescore=0 suspectscore=0 phishscore=0 clxscore=1015 spamscore=0 priorityscore=1501 impostorscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509060018 Content-Type: text/plain; charset="utf-8" From: Nihal Kumar Gupta Enable IMX577 sensor using the CCI1 interface on Monaco EVK. Camera reset is controlled through an I2C expander, and power supply is managed via tlmm GPIO74. Co-developed-by: Ravi Shankar Signed-off-by: Ravi Shankar Co-developed-by: Vishal Verma Signed-off-by: Vishal Verma Signed-off-by: Nihal Kumar Gupta Signed-off-by: Vikram Sharma --- arch/arm64/boot/dts/qcom/Makefile | 4 + .../boot/dts/qcom/monaco-evk-camera.dtso | 98 +++++++++++++++++++ 2 files changed, 102 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/monaco-evk-camera.dtso diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 0e4e0e0b833b..714eb4badf5a 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -31,6 +31,10 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp453.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp454.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D lemans-evk.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk.dtb + +monaco-evk-camera-dtbs :=3D monaco-evk.dtb monaco-evk-camera.dtbo + +dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk-camera.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8216-samsung-fortuna3g.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-acer-a1-724.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-alcatel-idol347.dtb diff --git a/arch/arm64/boot/dts/qcom/monaco-evk-camera.dtso b/arch/arm64/b= oot/dts/qcom/monaco-evk-camera.dtso new file mode 100644 index 000000000000..5831b4de6eca --- /dev/null +++ b/arch/arm64/boot/dts/qcom/monaco-evk-camera.dtso @@ -0,0 +1,98 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2025 Qualcomm Innovation Center, Inc. All rights reserved. + */ + +/* Camera Sensor overlay on top of Monaco EVK Core Kit */ + +/dts-v1/; +/plugin/; + +#include +#include + +&{/} { + vreg_cam1_2p8: vreg_cam1_2p8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_cam1_2p8"; + startup-delay-us =3D <10000>; + enable-active-high; + gpio =3D <&tlmm 74 GPIO_ACTIVE_HIGH>; + }; +}; + +&camss { + vdda-pll-supply =3D <&vreg_l5a>; + vdda-phy-supply =3D <&vreg_l4a>; + + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + csiphy1_ep: endpoint { + clock-lanes =3D <7>; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&imx577_ep1>; + }; + }; + }; +}; + +&cci1 { + pinctrl-0 =3D <&cci1_i2c0_default>; + pinctrl-1 =3D <&cci1_i2c0_sleep>; + + status =3D "okay"; +}; + +&cci1_i2c0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + + camera@1a { + compatible =3D "sony,imx577"; + reg =3D <0x1a>; + + reset-gpios =3D <&expander2 1 GPIO_ACTIVE_LOW>; + pinctrl-0 =3D <&cam1_default>; + pinctrl-names =3D "default"; + + clocks =3D <&camcc CAM_CC_MCLK1_CLK>; + assigned-clocks =3D <&camcc CAM_CC_MCLK1_CLK>; + assigned-clock-rates =3D <24000000>; + + avdd-supply =3D <&vreg_cam1_2p8>; + + port { + imx577_ep1: endpoint { + clock-lanes =3D <7>; + link-frequencies =3D /bits/ 64 <600000000>; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&csiphy1_ep>; + }; + }; + }; +}; + +&tlmm { + cam1_default: cam1-default-state { + mclk-pins { + pins =3D "gpio68"; + function =3D "cam_mclk"; + drive-strength =3D <2>; + bias-disable; + }; + + ldo-avdd-pins { + pins =3D "gpio74"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + }; +}; --=20 2.25.1 From nobody Thu Oct 2 23:51:49 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E9B5C326D76; Tue, 9 Sep 2025 11:43:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757418213; cv=none; b=F6eOWWX8//CMDhYgnIoOMM/qz2kBbb7Uju2fscpXaVKRLp2BEqhB0xGQVoUi84j+Zzc47p5dizrFYwyqx4q8ga66UiASuvhzcvoiTqO33Gh2slnlfBgEBnbL3UJCDrVnb6DaAmNAbuhhUG2UnCd8wKWRNEuiMwjpb3R7bpq9Q4g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757418213; c=relaxed/simple; bh=3enByne2km0q3vEnL9/2KIOrPgpgsOcu2nxvznOIIhI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=cLYiwsAq8g5S0cCzxBwRCUExNw/JlrBwmDUoXRiyrv0V390vn3ev0z/sI/q2RuGDwepWZ0bOUeyt9uCm/h2fchsOAVKt64Y2ar9olUXnMlV2Cqn4a21n82f6CLFqqYbti6AKlh1zhO3wkYSgqhzjplY2Zadjx8hpjZEw7DGwQJQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=MoC6RnCB; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="MoC6RnCB" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5899LmX0024975; Tue, 9 Sep 2025 11:43:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= AFn9XvZtZPEGTj9t2BnjXK4luHThGGfwDBXWSpVah9s=; b=MoC6RnCBP25Xg6V2 pSCb3TmyYe5bq1Il3j32tnbV/KqaWus5Ujj9DaBZCjvETR+PGQs5lTgMasQtRfbn 6Ca0yELLUDloKVMTNZG1HXxJjtSxE6bCGb7FJnU/pse0NeNeBJwDaUEUt6RZWVMX csl4FKxXgGQK8ruKs4gF3NaBa8YEAJ7WqkhBqVJhTsE54hb9SLOsSEThhOYcEP70 +oMFYl8k0hXY0nQn4jHnHby8nQ4qV15xXJtuOpZoBvoWHPIfZji7/WLvBzxR9wa0 f3gVGX3G51HXnX8oiq9K0Hgus1eGgYCaluZIxZXEMhi6/Y4qHq4Kz3mph6ssmsAZ fhCVoQ== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 490by9041m-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 09 Sep 2025 11:43:22 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 589BhLPw024823 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 9 Sep 2025 11:43:21 GMT Received: from hu-vikramsa-hyd.qualcomm.com (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 9 Sep 2025 04:43:16 -0700 From: Vikram Sharma To: , , , , , , , , , , CC: , , , , , Subject: [PATCH 4/4] dt-bindings: media: camss: Add qcs8300 supplies binding Date: Tue, 9 Sep 2025 17:12:41 +0530 Message-ID: <20250909114241.840842-5-quic_vikramsa@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250909114241.840842-1-quic_vikramsa@quicinc.com> References: <20250909114241.840842-1-quic_vikramsa@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=Yv8PR5YX c=1 sm=1 tr=0 ts=68c012da cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=QciY1cZ01I9P_ZE3WJ0A:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: hsSpPUbIlVcNGr1oiRaCKJffsbruv8ZM X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA2MDAxOCBTYWx0ZWRfX8z52DWK0t7fS A0Scxyv/I0RuBFnkPZ2nYcJJutUHpOzC/KTOguVhxCLTytY/H0SFmOnOjlWX5ahzPtbwDXCWshp bz0jMsqB0YLLAQYJqlrEhgiuf36WqYpNFx9rVRUl5yu0J0i1UgqvNOTcP/6yFsfd59NN4gCTEnB B3KvCOXmoRGp+e52vdhkxVSuXNOHfd1SCH8Hx5qJZdRUcXlhx5aodml+NsmjfodEeCRkZrmdutk SbbmvpgrfGJs+rAE6Z7ULNtFfvbsP83qCFCopEkxl4kBkyD6aOjUNV+4z3L1jJF9YKOjTKOlirq +y4+gbetL8G+dD3iJlWnOH1rA5IQV8dkbJEK3KUnrAb6BD7m7w0ATZLsm9DcrksUl9rWi1wwNY7 V0qwdH7K X-Proofpoint-ORIG-GUID: hsSpPUbIlVcNGr1oiRaCKJffsbruv8ZM X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-09_01,2025-09-08_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 malwarescore=0 suspectscore=0 phishscore=0 clxscore=1015 spamscore=0 priorityscore=1501 impostorscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509060018 Content-Type: text/plain; charset="utf-8" From: Nihal Kumar Gupta Add vdda-phy-supply and vdda-pll-supply to the qcom,qcs8300-camss binding. Signed-off-by: Nihal Kumar Gupta Signed-off-by: Vikram Sharma --- .../bindings/media/qcom,qcs8300-camss.yaml | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/Documentation/devicetree/bindings/media/qcom,qcs8300-camss.yam= l b/Documentation/devicetree/bindings/media/qcom,qcs8300-camss.yaml index 80a4540a22dc..559db6d67f06 100644 --- a/Documentation/devicetree/bindings/media/qcom,qcs8300-camss.yaml +++ b/Documentation/devicetree/bindings/media/qcom,qcs8300-camss.yaml @@ -120,6 +120,14 @@ properties: items: - const: top =20 + vdda-phy-supply: + description: + Phandle to a regulator supply to PHY core block. + + vdda-pll-supply: + description: + Phandle to 1.8V regulator supply to PHY refclk pll block. + ports: $ref: /schemas/graph.yaml#/properties/ports =20 @@ -158,6 +166,8 @@ required: - interconnect-names - iommus - power-domains + - vdda-phy-supply + - vdda-pll-supply - power-domain-names - ports =20 @@ -328,6 +338,9 @@ examples: power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; power-domain-names =3D "top"; =20 + vdda-phy-supply =3D <&vreg_l4a_0p88>; + vdda-pll-supply =3D <&vreg_l1c_1p2>; + ports { #address-cells =3D <1>; #size-cells =3D <0>; --=20 2.25.1