From nobody Thu Oct 2 23:49:48 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3A41131B111; Tue, 9 Sep 2025 10:22:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757413362; cv=none; b=C1kOvur2RfVq+09ZNwgQTGnhZqTRaw3q/0jgo8QBRxd0JayjZ94qrMaIMRD8d9JCAxCvlH0aBF6yUPoYEXuJ4aHKK3WtyzxVZH86AfbGyN7Gij3TcFK6mFbX91K+08x8BofkV2+62IFuIYP4c98wXtaAGin/gV66zbSGAzlGLIY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757413362; c=relaxed/simple; bh=PPvQswfv1qdhCjB6MEIyVjCke2cJxHLG29LrkfkdGFQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=P95ryAzHI67XwK+HqLZPZSnA6wWECqdH7v1QOMptK8oGHouHlaCsEOZMPHzbeE1n96aj5JgYnQjBVaOl9MldITNoR/swkdl5S9gZpvO0sCmxKnbaQdnrRthQvx+cyxUjRvfGCI4NCJJUs7HtrVpaTeiEaQGVWcDPhROewzNmFds= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=qualcomm.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=QVDEghpF; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="QVDEghpF" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5899LaZg011095; Tue, 9 Sep 2025 10:22:37 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= sRDGYxu/+bJt2MhHiUzaNfQZK0bE6dbbtqEE3qnHVM8=; b=QVDEghpFv2EPQwyx aSK9vMWWYeG+qyR/tvhEEpahzUlL9szs4iA+JU+B+b45uLQBmPyzXsYjAF5IHNtb jJz/ZPI2QTOKBkAKHF53i6r6iXQsRHAZ6C9t9MhEZROUBIRFGWayAlEceU2DPvDP JEvF0Pv+v8SRA8lXsIMkbOBGF0nGCl6JmXysKdPwKFfs8Pne9WU2V1s+kpj3Yu87 YoQ+IJaaMgPiIUs6n7ULksko2xIOZJYXX8AXcuq+sqzQ2Ul8gLuuP1iy150R0d4+ B5FRh9i3MLXS8i5iJtojCVltNQVKGVRHawsj1TGjAmi4o56CLDgn/kp2BXoWc+Q+ 10aqtg== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 490cj0quym-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 09 Sep 2025 10:22:36 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 589AMZi2019974 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 9 Sep 2025 10:22:35 GMT Received: from cse-cd01-lnx.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 9 Sep 2025 03:22:31 -0700 From: Wenmeng Liu Date: Tue, 9 Sep 2025 18:21:56 +0800 Subject: [PATCH v3 1/3] dt-bindings: i2c: qcom-cci: Document sa8775p compatible Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250909-camss_rb8-v3-1-c7c8df385f9a@oss.qualcomm.com> References: <20250909-camss_rb8-v3-0-c7c8df385f9a@oss.qualcomm.com> In-Reply-To: <20250909-camss_rb8-v3-0-c7c8df385f9a@oss.qualcomm.com> To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , , , CC: , , , , , Wenmeng Liu X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1757413345; l=1125; i=wenmeng.liu@oss.qualcomm.com; s=20250211; h=from:subject:message-id; bh=PPvQswfv1qdhCjB6MEIyVjCke2cJxHLG29LrkfkdGFQ=; b=PkrDLkuDw5cj2JAJdIGiQONUWze0mnDLVMVAsoJAEcSvdk6DgPJNESflJiZk7TIyn9pjRjNtE iIfRanHQWwmDwL7jKPggZXB6ivQV3fviXV6XMvcqqqhTVNyNEcTSaYb X-Developer-Key: i=wenmeng.liu@oss.qualcomm.com; a=ed25519; pk=PTegr3w0f1C9dOSL6CUdJR5+u+X/4vsW7VMfwIMeMXQ= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: xotwPOaCnYn8QuY34_0XQAbD_cixBHN3 X-Proofpoint-GUID: xotwPOaCnYn8QuY34_0XQAbD_cixBHN3 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA2MDAyNCBTYWx0ZWRfX10Ie41WM0n0P 2Cyd3Ft3rl9Ud3sbFE60Y4JGE4ZhJzdXiUj9WXBYIjcMhO4lo2eA2tvdn4X2TlXK51U4J2K2G7z ZU5YsY+t7wI4TQb9S+13GPS3RKCSs7VJiquDST9SjIqVErG8F2u1dNYD1k6DFVxY2DdZbKZGbM1 EdolQNUnafADzzo+op2QAuMaMTpC7JRiDsyoBiEh7Jqe8ld6OA1yuiaUAwH35cEmRAfzYZ1ZKri YBO5Kna7TK/kXl9cLaaDAQNFznclACc3kCCJnnSKr71lGBTPEUh+IWIiK5G8Za3UF5iIF7fw17n jMFjGWp6UokSddH7Fa4O1txUjYgYR6tum4fydCsyJT2CBfNDz3TQoSA9+gCU5SrugmnC1hF5act yRirlnp6 X-Authority-Analysis: v=2.4 cv=QeFmvtbv c=1 sm=1 tr=0 ts=68bfffec cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=VwQbUJbxAAAA:8 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=phzA4CzYhpZqrDFsW3YA:9 a=QEXdDO2ut3YA:10 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-08_06,2025-09-08_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 clxscore=1015 spamscore=0 impostorscore=0 bulkscore=0 suspectscore=0 adultscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509060024 Add the sa8775p CCI device string compatible. Acked-by: Rob Herring (Arm) Reviewed-by: Bryan O'Donoghue Signed-off-by: Wenmeng Liu --- Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml b/Docu= mentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml index 73144473b9b24e574bfc6bd7d8908f2f3895e087..54441a638da2b7feb4474126481= 0d7a0de319858 100644 --- a/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml +++ b/Documentation/devicetree/bindings/i2c/qcom,i2c-cci.yaml @@ -25,6 +25,7 @@ properties: =20 - items: - enum: + - qcom,sa8775p-cci - qcom,sc7280-cci - qcom,sc8280xp-cci - qcom,sdm670-cci @@ -223,6 +224,7 @@ allOf: compatible: contains: enum: + - qcom,sa8775p-cci - qcom,sm8550-cci - qcom,sm8650-cci - qcom,x1e80100-cci --=20 2.34.1 From nobody Thu Oct 2 23:49:48 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7548B31C570; Tue, 9 Sep 2025 10:22:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757413367; cv=none; b=A1m8ffNxTITSyUPsyLfzvdVlwAZnuD5PDNBDA8sG/7fB0Kkk0tuCisZpieFzlYg8oI66KZ3sPaM2yh4iNDJHDPu6vhMkPhtHwJaRzDjY4Hm/ar7T3JmHR73OWmnXBItE5yS6sx+kZEYZIJO9tPevVjzvJzGEPHctCXOqQrbZ+c0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757413367; c=relaxed/simple; bh=CTQ2uJ0gKKGjYzMxUF7lMEm0aencAk/Qhedf6jIlwFc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=KgDycR9eQlmPhzjiJ/IeSzbY/ORiEE+4EHIt1jInQaTz2J4lQM/vDSjf23rID+J7M0h6woADSyRoe+ZVNSSyF5kspHrPPAI720rpszGSvG2noVJSRivk43uCvMd5an30dFxdMEU6CSayMfZhPEVZOl/mhnyPtwcgf3pdOdDrvQc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=qualcomm.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=YyCpsXrm; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="YyCpsXrm" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5899LVEc011067; Tue, 9 Sep 2025 10:22:41 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= CJRwRky7HEXScqDVs6TiyYFrEUEYOFo2XTLfjKl1DLs=; b=YyCpsXrm3DJF5c7n imPtkW2+VSJM0xSSJ2t9I7biQjmEFW0wTztEoC0r6iaWrKZz7ZXA7f/mGbVxkVDo r4hDkIsxksQCy/QuFGS9NDpnDck6z7qcnY7anVCfvMjpERPla4BVluVueFS9vu6E StLcvFC9+YuyaXRbClWUGp8M8RImRWlfUw21byBXtyYp0hCilERYtfVarhCLJkyl pKjxofXQaLDxTtJdqww0BotLJNyLtQ6MCGNYeEw2v8a3LzKEEJpjpbmDcmhLp3yl PDyOqcVRiXYWHoU6pKb8OJc0FoLz/NNySIfzbsGU3iPndQWlT/cQb4guTcQ6u5Lm kIF+UA== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 490cj0quyt-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 09 Sep 2025 10:22:41 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 589AMeeY020043 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 9 Sep 2025 10:22:40 GMT Received: from cse-cd01-lnx.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 9 Sep 2025 03:22:35 -0700 From: Wenmeng Liu Date: Tue, 9 Sep 2025 18:21:57 +0800 Subject: [PATCH v3 2/3] arm64: dts: qcom: sa8775p: Add CCI definitions Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250909-camss_rb8-v3-2-c7c8df385f9a@oss.qualcomm.com> References: <20250909-camss_rb8-v3-0-c7c8df385f9a@oss.qualcomm.com> In-Reply-To: <20250909-camss_rb8-v3-0-c7c8df385f9a@oss.qualcomm.com> To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , , , CC: , , , , , Konrad Dybcio , Wenmeng Liu X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1757413345; l=7540; i=wenmeng.liu@oss.qualcomm.com; s=20250211; h=from:subject:message-id; bh=CTQ2uJ0gKKGjYzMxUF7lMEm0aencAk/Qhedf6jIlwFc=; b=5wA8AY00ePR6gDDyS5vtnN9zA35IAbTahX4M670lz8ysr//hZN8plk1KRDHfWqPpAWiMptdt0 Zr/dDO6G/iyCVopaAtIIG6Lr7yDC+mL8SWvYM2iH5eGrcoCWD4sZKfS X-Developer-Key: i=wenmeng.liu@oss.qualcomm.com; a=ed25519; pk=PTegr3w0f1C9dOSL6CUdJR5+u+X/4vsW7VMfwIMeMXQ= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: sxcY3NMyAoOTQyMBzeRJ9vxbua3InYJU X-Proofpoint-GUID: sxcY3NMyAoOTQyMBzeRJ9vxbua3InYJU X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA2MDAyNCBTYWx0ZWRfX7OOATRkSxWiW 2TJvVWVa/0w/WWidsrNNM1XzcsdIVSIR5oN4OT+tKFTjJDYWnPlQwDKuqSKUXL3yJUlUVq6Nchc 6Is8wIwOqjOin9AlXmCbE1AcpbliD9YMSHSakRiB4r2Ft1usC5lBWd4nid5xwMU/k6f0SJfcPPw h3jFGnDmUEfrnQw+apF2Mt8JPeB91rieiRwc6/2epNPLZLOZArRS9podU/1SuDcObiUWrd0xsMu IWM71W3ZjWyJI4x6BYCSQDpARPLGdTIOtDJm3tqXbZEAqa9fNTauLSlXUCcRRqOlWD5zSOlxrmd F32mbNnwzKJtvwD78wvqATCp7Ge10e2SNpgEo/dJS585cPyoFAit14ikBAo4sw0nygMK7pI5wvn sIfP1+XF X-Authority-Analysis: v=2.4 cv=QeFmvtbv c=1 sm=1 tr=0 ts=68bffff1 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=CFfrEA4lfVCQpy_kl8YA:9 a=QEXdDO2ut3YA:10 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-08_06,2025-09-08_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 clxscore=1015 spamscore=0 impostorscore=0 bulkscore=0 suspectscore=0 adultscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509060024 Qualcomm SA8775P SoC contains 4 Camera Control Interface controllers. Reviewed-by: Bryan O'Donoghue Reviewed-by: Konrad Dybcio Signed-off-by: Wenmeng Liu --- arch/arm64/boot/dts/qcom/lemans.dtsi | 268 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 268 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans.dtsi b/arch/arm64/boot/dts/qco= m/lemans.dtsi index 3246ba05a88cd4979de70e1a3c3db3cd5c894379..f557cf1f2bb54fd8d92e910fb6b= fd17f39a1dd4f 100644 --- a/arch/arm64/boot/dts/qcom/lemans.dtsi +++ b/arch/arm64/boot/dts/qcom/lemans.dtsi @@ -4358,6 +4358,162 @@ videocc: clock-controller@abf0000 { #power-domain-cells =3D <1>; }; =20 + cci0: cci@ac13000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac13000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_0_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci0_0_default &cci0_1_default>; + pinctrl-1 =3D <&cci0_0_sleep &cci0_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci0_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci0_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci1: cci@ac14000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac14000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_1_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci1_0_default &cci1_1_default>; + pinctrl-1 =3D <&cci1_0_sleep &cci1_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci1_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci1_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci2: cci@ac15000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac15000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_2_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci2_0_default &cci2_1_default>; + pinctrl-1 =3D <&cci2_0_sleep &cci2_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci2_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci2_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci3: cci@ac16000 { + compatible =3D "qcom,sa8775p-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac16000 0x0 0x1000>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_3_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + pinctrl-0 =3D <&cci3_0_default &cci3_1_default>; + pinctrl-1 =3D <&cci3_0_sleep &cci3_1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci3_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci3_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + camss: isp@ac78000 { compatible =3D "qcom,sa8775p-camss"; =20 @@ -5201,6 +5357,118 @@ dp1_hot_plug_det: dp1-hot-plug-det-state { bias-disable; }; =20 + cci0_0_default: cci0-0-default-state { + pins =3D "gpio60", "gpio61"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci0_0_sleep: cci0-0-sleep-state { + pins =3D "gpio60", "gpio61"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci0_1_default: cci0-1-default-state { + pins =3D "gpio52", "gpio53"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci0_1_sleep: cci0-1-sleep-state { + pins =3D "gpio52", "gpio53"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci1_0_default: cci1-0-default-state { + pins =3D "gpio62", "gpio63"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci1_0_sleep: cci1-0-sleep-state { + pins =3D "gpio62", "gpio63"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci1_1_default: cci1-1-default-state { + pins =3D "gpio54", "gpio55"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci1_1_sleep: cci1-1-sleep-state { + pins =3D "gpio54", "gpio55"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci2_0_default: cci2-0-default-state { + pins =3D "gpio64", "gpio65"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci2_0_sleep: cci2-0-sleep-state { + pins =3D "gpio64", "gpio65"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci2_1_default: cci2-1-default-state { + pins =3D "gpio56", "gpio57"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci2_1_sleep: cci2-1-sleep-state { + pins =3D "gpio56", "gpio57"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci3_0_default: cci3-0-default-state { + pins =3D "gpio66", "gpio67"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci3_0_sleep: cci3-0-sleep-state { + pins =3D "gpio66", "gpio67"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci3_1_default: cci3-1-default-state { + pins =3D "gpio58", "gpio59"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + cci3_1_sleep: cci3-1-sleep-state { + pins =3D "gpio58", "gpio59"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + qup_i2c0_default: qup-i2c0-state { pins =3D "gpio20", "gpio21"; function =3D "qup0_se0"; --=20 2.34.1 From nobody Thu Oct 2 23:49:48 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5D05331C59D; Tue, 9 Sep 2025 10:22:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757413371; cv=none; b=RBgIBQslXulGdrqTgecWRQiHB8GDFfYAEa9kdsBjPFAW1Y6PGg9ye9nnu1t6MYHBLIIrCgniuDT5WZep0H0rMwqqiTiADeu7+HO1NuXEyTmTiq6dZoHpr1hRSnlC49YzWnz/ZsEXDWmUraC8AVL1DLeBrcIJh1sLxW5OqJL2sB4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757413371; c=relaxed/simple; bh=oos7Pd52XEeF6ShFlAUe7hAsjS5w5kuDiJRTuAmcAsA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=nH8aPKWWFZwgEAHC3ZqwHqAEVIHQeOfmHdSAVtTCTsI88YkhNykCelIWPVbI8wUefBIYi6rZye2P2zIRurAWJjKnRtls9r7py9QzlDHLzzSwdfA1HRfwKXai9Eq43RAk228fmbnzyI+5j0uG9ydO0V2SxdGgdVtf4GXK8Va8Pks= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=qualcomm.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=kcSnxhFp; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="kcSnxhFp" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5899LRhL009159; Tue, 9 Sep 2025 10:22:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 16Pd8QCyw0Zqwi5s32kr+ZkMH8X+yHAJXvMkhnLd/a0=; b=kcSnxhFpx9Xv62xE K/MvbfdspSbtbLIhjeXnbv+pzb8Ro0Gh4DoEIHX6izMuzRTVIaFyQ6D/QcsqgXbV 8zs8pcKzxl6sp7tUzgfdcKky8wTPsSyK3k+iOhdwi/isx2nv4nyRWCtfN1HcYB3E TRZARCFI+7/EWN3S6vcxYU2VIhy9WWJi+Y3lDFLezFFvWqYQPMpqM0keXp50uPvD xerdAO7hcn6MlwpfP8/7rRV9ZbcH06i9wv6PldBqLp3n/fSYG9+vXxt5MzZhJrnf PvryWI9yd2cEaWUHJAp+cLtTxdCV3E9Y9dc8FgWYcPYk4oWN7lWXPVGdEoJxTFYG XBIDpw== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 491qhdvp4s-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 09 Sep 2025 10:22:45 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 589AMimx020110 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 9 Sep 2025 10:22:44 GMT Received: from cse-cd01-lnx.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 9 Sep 2025 03:22:40 -0700 From: Wenmeng Liu Date: Tue, 9 Sep 2025 18:21:58 +0800 Subject: [PATCH v3 3/3] arm64: dts: qcom: lemans-evk-camera: Add DT overlay Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250909-camss_rb8-v3-3-c7c8df385f9a@oss.qualcomm.com> References: <20250909-camss_rb8-v3-0-c7c8df385f9a@oss.qualcomm.com> In-Reply-To: <20250909-camss_rb8-v3-0-c7c8df385f9a@oss.qualcomm.com> To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , , , CC: , , , , , Wenmeng Liu X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1757413346; l=3421; i=wenmeng.liu@oss.qualcomm.com; s=20250211; h=from:subject:message-id; bh=oos7Pd52XEeF6ShFlAUe7hAsjS5w5kuDiJRTuAmcAsA=; b=esTYbpDc1rsL3OgF2NdWaCXybexRtWXeL3c5CTKuCBEF2JuSrtGXrOrYiN1HkjfbXWBkBPQkp ApKf8rQHA/6BdY2Yf9Z2Sfkdr/+uI6DdMjCX/mk3E3Ey0Wr1Z69DgU7 X-Developer-Key: i=wenmeng.liu@oss.qualcomm.com; a=ed25519; pk=PTegr3w0f1C9dOSL6CUdJR5+u+X/4vsW7VMfwIMeMXQ= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: HYZvt7LCOpHjYlOxGOWNesOM3BPtwhJw X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA4MDAzNCBTYWx0ZWRfXywzAvQxAwb0Q Yd1ZLpwhz/IhNS55DuV8vfukSnck9t2vNBaqRy988NnRZff1RSNNWbYKCrkAvgYdGTLW7v3JGGx btK72AayDNjir5sB7F/rJ3ZhVupt0S7G0tRc/1J/YaPTVcGjuVwbLcqvPrbEu4pjGUioW32+Ggy wtTKXCbVmoFKntqZZE2X8Syk3JoKIcQUe1TCGzTyH/tUswd0IaLSpIM8WHpj6QSGpNtEPjbhkoB XPoEVdav0rlG+/RruySf5varW1QpBUx7p/gpTnHhlTtYKK6+D6F45jXPsAHmvBhFyhgIBwWGlps 9HGxgVchranJNKXXwZhWV15Vrck1C6jQisDH2VnEWC9eDRSjQJFfMOqHTdB1PCadekuHZqzKZkM pQF86RK1 X-Authority-Analysis: v=2.4 cv=YOCfyQGx c=1 sm=1 tr=0 ts=68bffff5 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=n2qAWu9mVDBvzsF7sgIA:9 a=QEXdDO2ut3YA:10 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: HYZvt7LCOpHjYlOxGOWNesOM3BPtwhJw X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-08_06,2025-09-08_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 clxscore=1015 adultscore=0 impostorscore=0 suspectscore=0 priorityscore=1501 spamscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509080034 Enable IMX577 via CCI1 on LeMans EVK Core Kit. Reviewed-by: Bryan O'Donoghue Signed-off-by: Wenmeng Liu --- arch/arm64/boot/dts/qcom/Makefile | 4 + arch/arm64/boot/dts/qcom/lemans-evk-camera.dtso | 101 ++++++++++++++++++++= ++++ 2 files changed, 105 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 0a7c308dec365263bbb7aa5f5cd306dbeacfd3f1..500733ec00ee10e7c83a2c2c6d2= bdc1ce0519773 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -30,6 +30,10 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp449.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp453.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp454.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D lemans-evk.dtb + +lemans-evk-camera-dtbs :=3D lemans-evk.dtb lemans-evk-camera.dtbo + +dtb-$(CONFIG_ARCH_QCOM) +=3D lemans-evk-camera.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8216-samsung-fortuna3g.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-acer-a1-724.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-alcatel-idol347.dtb diff --git a/arch/arm64/boot/dts/qcom/lemans-evk-camera.dtso b/arch/arm64/b= oot/dts/qcom/lemans-evk-camera.dtso new file mode 100644 index 0000000000000000000000000000000000000000..629992ced9b13b23505fc205629= 29a0ed17a9566 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/lemans-evk-camera.dtso @@ -0,0 +1,101 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2024-2025 Qualcomm Innovation Center, Inc. All rights res= erved. + */ + +/* + * Camera Sensor overlay on top of LeMans EVK Core Kit. + */ + +/dts-v1/; +/plugin/; + +#include +#include + +&{/} { + vreg_cam1_1p8: vreg_cam1_1p8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vreg_cam1_1p8"; + startup-delay-us =3D <10000>; + enable-active-high; + gpio =3D <&pmm8654au_0_gpios 8 GPIO_ACTIVE_HIGH>; + }; +}; + +&camss { + vdda-pll-supply =3D <&vreg_l1c>; + vdda-phy-supply =3D <&vreg_l4a>; + + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@1 { + reg =3D <1>; + + csiphy1_ep: endpoint { + clock-lanes =3D <7>; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&imx577_ep1>; + }; + }; + }; +}; + +&cci1 { + pinctrl-0 =3D <&cci1_0_default>; + pinctrl-1 =3D <&cci1_0_sleep>; + + status =3D "okay"; +}; + +&cci1_i2c0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + + camera@1a { + compatible =3D "sony,imx577"; + reg =3D <0x1a>; + + reset-gpios =3D <&tlmm 133 GPIO_ACTIVE_LOW>; + pinctrl-0 =3D <&cam1_default>; + pinctrl-names =3D "default"; + + clocks =3D <&camcc CAM_CC_MCLK1_CLK>; + assigned-clocks =3D <&camcc CAM_CC_MCLK1_CLK>; + assigned-clock-rates =3D <24000000>; + + dovdd-supply =3D <&vreg_s4a>; + avdd-supply =3D <&vreg_cam1_1p8>; + + port { + imx577_ep1: endpoint { + clock-lanes =3D <7>; + link-frequencies =3D /bits/ 64 <600000000>; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&csiphy1_ep>; + }; + }; + }; +}; + +&tlmm { + cam1_default: cam1-default-state { + mclk-pins { + pins =3D "gpio73"; + function =3D "cam_mclk"; + drive-strength =3D <2>; + bias-disable; + }; + + rst-pins { + pins =3D "gpio133"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + }; +}; --=20 2.34.1