From nobody Tue Dec 16 21:28:57 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 84B9D2BE7AD for ; Mon, 8 Sep 2025 19:30:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757359847; cv=none; b=dKGlas8odBQvMhTvbrVL2OrAVTIfi5bAJX6tN1Hw4omf6nypy7aJBtfai/RETcKPesUc2Rs6B5I3GzS4nzpcTdAR3FIIJzcOZZxEuKGowyVuKwVIID1RProrkBcOTJvyFcBbr7cMafvRVdp9A2stgeh2xuyTgkWorn2UtwZ/Vko= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757359847; c=relaxed/simple; bh=X7Xe/X1xM0oKbzZFQ1866SRZMNNVdVbJcmceDGRcRck=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Oicmn4ONObmxfPCkIMXvT6hP+/5LCAoHR89uDLZq4bosrL+E8bv88ppnLMLc9RCzQyswGDixUKxLKGQvPU9u/1huNtPsbD8zPZuHA3YzkOVzNwyTWBe2QzKEUglYxEKckioKh4WiNAQgD/MEhE/YJYJNy/fRly8StC3zTNyH1dc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ii7gDpH/; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ii7gDpH/" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 588BVQ0f012579 for ; Mon, 8 Sep 2025 19:30:42 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=RKhUGSwJSg+ SXjC2G9b5jVrvJCkAeMPgTYLe/5rwld0=; b=ii7gDpH/zs3AcYBCGCjfzbZx5zn TQSsyrj2lr+QWUnGq2KKyG9PJfBj4Jch+Ka1g4PFfOmMHkeSQ3D8hpvcxk2UciWE rnCzLtYFk94mmQyhUGWbI2SNa0jEwWkhAhhyK/tWCdbrrARnPTeBiaZzYeia/sgN YKoJnyTWVBo6KgvB/t07jcH7J7iTGVastPtQOfGdrwNqdO3bj6+UaDb2Wz7w6gU8 LrVTefDF7ebt3ZUJQI61TPKNQuMlE5x4hb6Ea4JK2JZlmTUfD8q3FpKayhF0J9qT +vSULuHDuQvQOq8Y8tMbt7EqoCJooeskzT3j6rFzPZ1TEV5xn0JPkVe53/Q== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 491qhdtjwn-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 08 Sep 2025 19:30:41 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-b52047b3f21so2244169a12.2 for ; Mon, 08 Sep 2025 12:30:41 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757359841; x=1757964641; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=RKhUGSwJSg+SXjC2G9b5jVrvJCkAeMPgTYLe/5rwld0=; b=BUHh1MtqHt4OFtOyZ+T+0dCcbNPcPY8NJOVQLDoVI8am42BRflinsS5UhH9yWr+vec 80GrkGzzPBZeZJPbDs4g3iKM654zRUxFrva+di163BB0RvKZ0xi8CLinnlWiX/pO2nNg 6DToMw6HvAlmsd7AWwTzqOUWVmprcUVQmELlN4uh04kOlDjJW9ypgBJojMEyVsK6/LFR 6ELmfikkRRZtXt+D6eZ8+zhRWxiNVudWqAoaVicw88RzrJmp+uEl5cAxg7lkLY5uOZcz fiGMcmFV6PxrppsLbGJjYGiK867pRxanba3msi3YogaENcj8g6kh44iwgA46pMUkT7W7 Vk8w== X-Forwarded-Encrypted: i=1; AJvYcCUBPd+9JBJdxwMEUZxqL4we9NKH5J6WTNwZ55yO+U6JVIz3TCU+e6wE46/dyY3NVGHtCzseBRQqhLVjclk=@vger.kernel.org X-Gm-Message-State: AOJu0YzR+5Hs8zeuFpCiFIEtt3B5sYev5AvZ8H9e7bdiZHxuuITcks0H JjrIl5SkQH1vzyMGKtWhfeZEpmQLm76FcrbWM2PcZd2m7ovVL8S/uiXPCaX6q1CewhkNj0NxOde fA18jXXKf7nCdn8SaHj7PYbl12YxY4QzMaELGiU1ECqUvxrO10P3lY5Ce+Np79qMlMT0= X-Gm-Gg: ASbGncve3Bm/EE1/h0SnjpCRtZFiHCM+bVkIyZ9IwA5C3/5Eac01HdRLE/4ujO00+gp BDP0FzMhMEI7QCxBrRelQpn+cczP38kNPZ0mFp5lcFLIdMLgUMK0XnPzF/82SqYZqltxezx/2BA Vzkqou5yHtaqwGnK74SULlP7CLW2I84IGiJaxAj3OOPkvvh6ffQYCgHJ/2iBYnCBMcePTSSKX98 UiXMlTFgfBJvTJjwyvOLD4X+XzeOUxSFvWr8z00bGTVGInucKUEMxD8NorYlndirKtq4lCfvMt9 InZh3yCmy8speh/KuZ+SHdHYfQbDi6KQsTCeSdeYRt/yI0vyi5c= X-Received: by 2002:a05:6a20:3949:b0:246:273:1c56 with SMTP id adf61e73a8af0-25343c5f5b4mr14027117637.28.1757359839477; Mon, 08 Sep 2025 12:30:39 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFYNcHbBBw2rg4Q1wYHihDWwsNBlmEot9SviPvzImzLCuFRUc7QPF7zfF7+MDl6Sb7yCcC9Ig== X-Received: by 2002:a05:6a20:3949:b0:246:273:1c56 with SMTP id adf61e73a8af0-25343c5f5b4mr14027063637.28.1757359838695; Mon, 08 Sep 2025 12:30:38 -0700 (PDT) Received: from localhost ([2601:1c0:5000:d5c:5b3e:de60:4fda:e7b1]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-7722a4e1b21sm30926893b3a.69.2025.09.08.12.30.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Sep 2025 12:30:38 -0700 (PDT) From: Rob Clark To: dri-devel@lists.freedesktop.org Cc: freedreno@lists.freedesktop.org, linux-arm-msm@vger.kernel.org, Rob Clark , Karmjit Mahil , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , linux-kernel@vger.kernel.org (open list) Subject: [PATCH 5/5] drm/msm/registers: Sync GPU registers from mesa Date: Mon, 8 Sep 2025 12:30:08 -0700 Message-ID: <20250908193021.605012-6-robin.clark@oss.qualcomm.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20250908193021.605012-1-robin.clark@oss.qualcomm.com> References: <20250908193021.605012-1-robin.clark@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: KdSOpaVBxZi-nKjYUjStrhkDeWCb5iR2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA4MDAzNCBTYWx0ZWRfXwtA+OToCH61p QOGO6m9s50PYuRiIR45Nzk449Z4mMKnag80PLkxstKwCUtnZWM2D63dSfDQ8sCjcxVJ6hxvQUFA WEX+TnveIXPPT8cQCLqI1fkon8+M4KUINFueqEmVer1pzMTUfJ9OjzqGJq2sH4L3IoRDmqXLP0d q2/g9U7pIeXEHjd8nd5L6ERJkEILsPmYW/j5TKaCcQFAnq/nASzpjvfqcGbyMUVWnJLumlanmyw IW7UD0EI7+WkBzElDukXr598fzrK+tnBFte06gE/RYMybfRHi//4rxwUYEcZ2ssKesOPYDMaxA4 7Q2ditxlakssJrPbvxmw27npU3Ufu3mqlLSxr/j7bTbumXNfkqmnxgSPXmAjPXvpLXOGt/Ybg3S /e4TfItP X-Authority-Analysis: v=2.4 cv=YOCfyQGx c=1 sm=1 tr=0 ts=68bf2ee1 cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=xqWC_Br6kY4A:10 a=yJojWOMRYYMA:10 a=e5mUnYsNAAAA:8 a=V2sgnzSHAAAA:8 a=EUspDBNiAAAA:8 a=zh8aHKKCxtq4MpvYzR8A:9 a=7evNujvXw5NmUzgR:21 a=3WC7DwWrALyhR5TkjVHa:22 a=Vxmtnl_E_bksehYqCbjh:22 a=Z31ocT7rh6aUJxSkT1EX:22 X-Proofpoint-ORIG-GUID: KdSOpaVBxZi-nKjYUjStrhkDeWCb5iR2 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-08_06,2025-09-08_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 clxscore=1015 adultscore=0 impostorscore=0 suspectscore=0 priorityscore=1501 spamscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509080034 Content-Type: text/plain; charset="utf-8" In particular, to pull in a SP_READ_SEL_LOCATION bitfield size fix to fix a7xx GPU snapshot. Sync from mesa commit 15ee3873aa4d ("freedreno/registers: Update GMU register xml"). Cc: Karmjit Mahil Signed-off-by: Rob Clark Reviewed-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 8 +- drivers/gpu/drm/msm/adreno/a6xx_preempt.c | 4 +- drivers/gpu/drm/msm/registers/adreno/a6xx.xml | 702 ++++++++++-------- .../msm/registers/adreno/a6xx_descriptors.xml | 40 - .../drm/msm/registers/adreno/a6xx_enums.xml | 50 +- .../drm/msm/registers/adreno/adreno_pm4.xml | 179 ++--- 6 files changed, 508 insertions(+), 475 deletions(-) diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c b/drivers/gpu/drm/msm/ad= reno/a6xx_gpu.c index a45c3917ae9b..b8f8ae940b55 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c @@ -264,8 +264,8 @@ static void a6xx_set_pagetable(struct a6xx_gpu *a6xx_gp= u, * Needed for preemption */ OUT_PKT7(ring, CP_MEM_WRITE, 5); - OUT_RING(ring, CP_MEM_WRITE_0_ADDR_LO(lower_32_bits(memptr))); - OUT_RING(ring, CP_MEM_WRITE_1_ADDR_HI(upper_32_bits(memptr))); + OUT_RING(ring, A5XX_CP_MEM_WRITE_ADDR_LO(lower_32_bits(memptr))); + OUT_RING(ring, A5XX_CP_MEM_WRITE_ADDR_HI(upper_32_bits(memptr))); OUT_RING(ring, lower_32_bits(ttbr)); OUT_RING(ring, upper_32_bits(ttbr)); OUT_RING(ring, ctx->seqno); @@ -295,9 +295,9 @@ static void a6xx_set_pagetable(struct a6xx_gpu *a6xx_gp= u, */ OUT_PKT7(ring, CP_WAIT_REG_MEM, 6); OUT_RING(ring, CP_WAIT_REG_MEM_0_FUNCTION(WRITE_EQ)); - OUT_RING(ring, CP_WAIT_REG_MEM_1_POLL_ADDR_LO( + OUT_RING(ring, CP_WAIT_REG_MEM_POLL_ADDR_LO( REG_A6XX_RBBM_PERFCTR_SRAM_INIT_STATUS)); - OUT_RING(ring, CP_WAIT_REG_MEM_2_POLL_ADDR_HI(0)); + OUT_RING(ring, CP_WAIT_REG_MEM_POLL_ADDR_HI(0)); OUT_RING(ring, CP_WAIT_REG_MEM_3_REF(0x1)); OUT_RING(ring, CP_WAIT_REG_MEM_4_MASK(0x1)); OUT_RING(ring, CP_WAIT_REG_MEM_5_DELAY_LOOP_CYCLES(0)); diff --git a/drivers/gpu/drm/msm/adreno/a6xx_preempt.c b/drivers/gpu/drm/ms= m/adreno/a6xx_preempt.c index 2ce073d1cf8c..afc5f4aa3b17 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_preempt.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_preempt.c @@ -111,9 +111,9 @@ static void preempt_prepare_postamble(struct a6xx_gpu *= a6xx_gpu) =20 postamble[count++] =3D PKT7(CP_WAIT_REG_MEM, 6); postamble[count++] =3D CP_WAIT_REG_MEM_0_FUNCTION(WRITE_EQ); - postamble[count++] =3D CP_WAIT_REG_MEM_1_POLL_ADDR_LO( + postamble[count++] =3D CP_WAIT_REG_MEM_POLL_ADDR_LO( REG_A6XX_RBBM_PERFCTR_SRAM_INIT_STATUS); - postamble[count++] =3D CP_WAIT_REG_MEM_2_POLL_ADDR_HI(0); + postamble[count++] =3D CP_WAIT_REG_MEM_POLL_ADDR_HI(0); postamble[count++] =3D CP_WAIT_REG_MEM_3_REF(0x1); postamble[count++] =3D CP_WAIT_REG_MEM_4_MASK(0x1); postamble[count++] =3D CP_WAIT_REG_MEM_5_DELAY_LOOP_CYCLES(0); diff --git a/drivers/gpu/drm/msm/registers/adreno/a6xx.xml b/drivers/gpu/dr= m/msm/registers/adreno/a6xx.xml index 28d4e7149a5c..9459b6038217 100644 --- a/drivers/gpu/drm/msm/registers/adreno/a6xx.xml +++ b/drivers/gpu/drm/msm/registers/adreno/a6xx.xml @@ -814,7 +814,7 @@ by a particular renderpass/blit. =20 - + @@ -826,18 +826,20 @@ by a particular renderpass/blit. - + + + =20 - - - - + + + + =20 - + @@ -848,26 +850,69 @@ by a particular renderpass/blit. - - + + + + + - + + + =20 =20 - + + + + + + + + + + + + + + + + + + + + + =20 - - - - + + + + + + + + + + + + + + + + + + + + + + =20 =20 - + @@ -875,12 +920,13 @@ by a particular renderpass/blit. - + + =20 - + @@ -890,39 +936,66 @@ by a particular renderpass/blit. - - - - - + + + + + + + - - + + + + + + + + + + + + + + + + + + + + + + + - + - - - - - - + + + + + + + - + =20 - + + + + @@ -932,7 +1005,10 @@ by a particular renderpass/blit. - + + + + @@ -942,10 +1018,13 @@ by a particular renderpass/blit. - - - - + + + + + + + =20 @@ -993,7 +1072,7 @@ by a particular renderpass/blit. =20 - + @@ -1003,7 +1082,9 @@ by a particular renderpass/blit. - + + + =20 @@ -1024,7 +1105,7 @@ by a particular renderpass/blit. =20 - + @@ -1037,18 +1118,25 @@ by a particular renderpass/blit. In sysmem mode GRAS_LRZ_CNTL.LRZ_WRITE is not considered. - - + + + + =20 - + - - + + + + + - + + + =20 @@ -1066,30 +1154,35 @@ by a particular renderpass/blit. =20 - - - + + + =20 - + =20 - - + + + + + =20 - + + - + + =20 - - + + =20 @@ -1099,7 +1192,7 @@ by a particular renderpass/blit. =20 - + @@ -1107,20 +1200,32 @@ by a particular renderpass/blit. - - + + + + + - - + + + + + - - - + + + + + + + - + + + =20 @@ -1128,7 +1233,7 @@ by a particular renderpass/blit. =20 - + LRZ write also disabled for blend/etc. @@ -1155,26 +1260,36 @@ by a particular renderpass/blit. - + + + =20 =20 - + - + + + =20 - + - - - + + + + + + + - + + + =20 - @@ -1232,19 +1346,20 @@ by a particular renderpass/blit. =20 =20 - + =20 - + =20 - + - + =20 - - - + + + LUT used to convert quality buffer values to HW shading rate values.= An array of 4-bit values. + =20 =20 @@ -1269,28 +1384,29 @@ by a particular renderpass/blit. - + + + - + =20 - + - - - - - - + + + + + + - - - + + =20 @@ -1308,22 +1424,7 @@ by a particular renderpass/blit. --> =20 - - - - - - - - - - - - - - - - + =20 @@ -1347,9 +1448,6 @@ by a particular renderpass/blit. - - - =20 @@ -1516,9 +1614,7 @@ by a particular renderpass/blit. - - - + =20 @@ -1532,14 +1628,9 @@ by a particular renderpass/blit. - - - + - - - - + @@ -1575,9 +1666,7 @@ by a particular renderpass/blit. - - - + @@ -1616,8 +1705,9 @@ by a particular renderpass/blit. - - + + + @@ -1626,7 +1716,7 @@ by a particular renderpass/blit. - + @@ -1650,10 +1740,13 @@ by a particular renderpass/blit. - + + - - + + + + =20 @@ -1726,10 +1819,7 @@ by a particular renderpass/blit. - - - - + =20 @@ -1737,8 +1827,9 @@ by a particular renderpass/blit. - - + + + @@ -1747,12 +1838,10 @@ by a particular renderpass/blit. + - - - - + @@ -1815,7 +1904,7 @@ by a particular renderpass/blit. =20 - + @@ -1921,13 +2010,13 @@ by a particular renderpass/blit. - - - + + + =20 - - - + + + =20 @@ -1935,23 +2024,33 @@ by a particular renderpass/blit. =20 - - - + + + =20 - - - + + + + + + + + + + + + + + + =20 - - - =20 + @@ -1991,10 +2090,10 @@ by a particular renderpass/blit. =20 - - - - + + + + =20 @@ -2011,11 +2110,11 @@ by a particular renderpass/blit. =20 - + Packed array of a6xx_varying_interp_mode - + Packed array of a6xx_varying_ps_repl_mode @@ -2024,12 +2123,12 @@ by a particular renderpass/blit. =20 - + =20 - + - - - + + + + + - + + + + =20 - + =20 - + @@ -2077,12 +2181,13 @@ by a particular renderpass/blit. =20 - + - - - - + + + + + =20 @@ -2101,11 +2206,12 @@ by a particular renderpass/blit. - - - =20 - + + + + + @@ -2122,9 +2228,11 @@ by a particular renderpass/blit. ViewID through the VS. - + + + =20 - + @@ -2133,22 +2241,28 @@ by a particular renderpass/blit. - - + + + + + - - - - - - - - - - - - - + + + + + + + + + + + + + + + + =20 =20 @@ -2163,52 +2277,62 @@ by a particular renderpass/blit. =20 - + =20 - - + - + =20 - + + + - + + + =20 - - + + + =20 =20 - + - + =20 - - + + + - + =20 - + + + + - - + + + =20 - + - + =20 - - - + + =20 - + - + + + =20 =20 - - - - - - - - - - - - - - - - - - - - - - - - - - + + =20 - + - + =20 =20 - + =20 @@ -2270,18 +2370,18 @@ by a particular renderpass/blit. + =20 - - - - - + + + + =20 - + =20 @@ -2290,9 +2390,9 @@ by a particular renderpass/blit. =20 - + - + @@ -2303,34 +2403,39 @@ by a particular renderpass/blit. - - - + + + + - + =20 - + Possibly not really "initiating" the draw but the layout is similar to VGT_DRAW_INITIATOR on older gens - - + + =20 - + =20 @@ -3104,14 +3209,19 @@ by a particular renderpass/blit. instructions VS/HS/DS/GS/FS. See SP_CS_UAV_BASE_* for compute shaders. --> - + + + =20 - + + + + + =20 - - - + + @@ -3156,7 +3266,7 @@ by a particular renderpass/blit. - + @@ -3192,7 +3302,7 @@ by a particular renderpass/blit. =20 - + @@ -3232,12 +3342,12 @@ by a particular renderpass/blit. =20 - + - + @@ -3634,7 +3744,7 @@ by a particular renderpass/blit. =20 - + =20 @@ -3796,7 +3906,7 @@ by a particular renderpass/blit. =20 - + diff --git a/drivers/gpu/drm/msm/registers/adreno/a6xx_descriptors.xml b/dr= ivers/gpu/drm/msm/registers/adreno/a6xx_descriptors.xml index 307d43dda8a2..56cfaff614a4 100644 --- a/drivers/gpu/drm/msm/registers/adreno/a6xx_descriptors.xml +++ b/drivers/gpu/drm/msm/registers/adreno/a6xx_descriptors.xml @@ -9,38 +9,6 @@ xsi:schemaLocation=3D"https://gitlab.freedesktop.org/freed= reno/ rules-fd.xsd"> =20 Texture sampler dwords - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - =20 @@ -79,14 +47,6 @@ xsi:schemaLocation=3D"https://gitlab.freedesktop.org/fre= edreno/ rules-fd.xsd"> =20 Texture constant dwords - - - - - - - - diff --git a/drivers/gpu/drm/msm/registers/adreno/a6xx_enums.xml b/drivers/= gpu/drm/msm/registers/adreno/a6xx_enums.xml index 665539b098c6..4e42f055b85f 100644 --- a/drivers/gpu/drm/msm/registers/adreno/a6xx_enums.xml +++ b/drivers/gpu/drm/msm/registers/adreno/a6xx_enums.xml @@ -320,14 +320,14 @@ to upconvert to 32b float internally? 16b float: 3 --> - + - + =20 @@ -380,4 +380,50 @@ to upconvert to 32b float internally? =20 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/drivers/gpu/drm/msm/registers/adreno/adreno_pm4.xml b/drivers/= gpu/drm/msm/registers/adreno/adreno_pm4.xml index 7abc08635495..0e10e1c6d263 100644 --- a/drivers/gpu/drm/msm/registers/adreno/adreno_pm4.xml +++ b/drivers/gpu/drm/msm/registers/adreno/adreno_pm4.xml @@ -120,12 +120,12 @@ xsi:schemaLocation=3D"https://gitlab.freedesktop.org/= freedreno/ rules-fd.xsd"> - + - - + + =20 @@ -523,7 +523,7 @@ xsi:schemaLocation=3D"https://gitlab.freedesktop.org/fr= eedreno/ rules-fd.xsd"> @@ -640,8 +640,7 @@ xsi:schemaLocation=3D"https://gitlab.freedesktop.org/fr= eedreno/ rules-fd.xsd"> Clears, adds to local, or adds to global timestamp - - + Write to a scratch memory that is read by CP_REG_TEST with SOURCE_SCRATCH_MEM set. It's not the same scratch as scratch registers. @@ -918,12 +917,6 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) =20 - - - - - - @@ -1099,8 +1092,10 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - + + + @@ -1166,26 +1161,11 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - - - - + - - - - - - + - - - - - - + @@ -1195,26 +1175,11 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - - - - + - - - - - - + - - - - - - + @@ -1300,7 +1265,7 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) =20 - + @@ -1308,12 +1273,12 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - - - - + + + + + + =20 @@ -1329,12 +1294,7 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - - - - + @@ -1354,18 +1314,8 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - - - - - - - - - - + + =20 @@ -1378,12 +1328,12 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - - - - + + + + + + =20 @@ -1403,6 +1353,10 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) + + + + =20 @@ -1518,24 +1472,14 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - - - - + - - - - - - + @@ -1550,12 +1494,7 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - - - - + @@ -1573,12 +1512,7 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - - - - + @@ -1712,12 +1646,7 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) TODO what is gpuaddr for, seems to be all 0's.. maybe needed for context switch? --> - - - - - - + @@ -1832,9 +1761,7 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - + @@ -1843,12 +1770,7 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - - - - + @@ -2161,12 +2083,7 @@ opcode: CP_LOAD_STATE4 (30) (4 dwords) - - - - - - + --=20 2.51.0