From nobody Wed Sep 10 01:09:10 2025 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 76767305E19; Mon, 8 Sep 2025 12:59:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757336390; cv=none; b=VkU7Pi8VcQwj0p1hZqZ4loKox9mUqntXoLGYIcq2Af1YQzuG6O+Ikp4YzgxzoGNF1ncf6KpEcoXyfl/oGPEqFwNLOVrkGjsuT8d+W3tsO9cHucnUfs4rG4aIItAd6W2fnPkInzlJRyotObc5YMUFhGuUyzfiw5U5SjW0Ur/nTz0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757336390; c=relaxed/simple; bh=XxJolCNBlqWS+snt+dv6DQZGmyaS4SfDcOevxDyYMM8=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=aoRfpDL645GSSG9mKoKCAj4h08oDnMzsE1JMmxd34FdmWY7ThnxfGkapHMMllbR5b5xymJ5GHjQvXDganQo6NkCUR5dUSYilxxESJncNsJ0xjuXNvisIy3EguDbK7xAnx1hktiNzWa2ZFsE4XDHUgXXSJ5xTsh+ofVzzTzwPg1Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=iL4DpLL+; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="iL4DpLL+" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-3d118d8fa91so978764f8f.1; Mon, 08 Sep 2025 05:59:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757336386; x=1757941186; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=aZOLjSBR6lrTGg3NGh0fZlI4i43d8vY+fzBBzhAxggc=; b=iL4DpLL+sJBehu1j7c0aosS9MybXLu1T5M7CRE+9UWt/honYp+NB/xsiz3yqMHv+45 S6g34veN24p9WX4hVPvpjj0Bn51IN44ZE0xZEU3KivjdmqAS2m5JQCPXq9M5FtFZBaIK J2eagz8i0c9brehPdXNyBPp+ETFDUfHt9sdGLxbB9zsP+ab9ILa+THfCUV81uI7qvF+t 7hJexudUXLoAL+CHnkrzqOjgjKgbj8nylr8Aw5dz/FV3HvwwzTRzIw+UF73YeIOGJ3wg cUVvdLs10esO/Rr6kOcUMUSLldlinRilI2x2nbYpqRUoBoxVkoFVTxkbuAgfCDVIeISe iLRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757336386; x=1757941186; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=aZOLjSBR6lrTGg3NGh0fZlI4i43d8vY+fzBBzhAxggc=; b=Y2N4pGFcaTF2sB5vvMrkEPtQlNSK7B+APGxGD+nSb5lMzKP/nMmEXow2epvVY4vTDT Q4kHYYbfPp5EUkVsa7vDZZX/XbFJw5EgKH7a1y+eyrbkLr0r8HE5TJ8hP6UfsWuSpZ7X ktVHgICmppo67i8vDd4P4IJR8l8T2qn8Hqm0bEXaGaZe04oA4+wFFxVuHA//oHMVa1j1 836YCZsqfl62+4eHMzcbGVv6DLwTpa3V0wNtYwHi2R3+nVkwWoYJxWb4KfvySnlgAwq/ Hd/jS5uLBM1WiNSCGIcgJE2Y0m6qN4aAZUhesPLPABT4G+M+FRbVhSlJLgvyKZVdUk35 lh3Q== X-Forwarded-Encrypted: i=1; AJvYcCUE3uIP2OyUT9Juk60q2IP1enSuttt6C+LkiRwuUGQ163FvKJM5BG3H9dFNvgVfdhYkVYDFYsQqslws@vger.kernel.org, AJvYcCVdALVaN6sYSJMFSCXq/3+S4XWL1E9+5PQGjtwJU+fIckoO/BWVnFibhz7Q7mtI8XsYVcAILCvJj6UPowqJ@vger.kernel.org X-Gm-Message-State: AOJu0YysCE+Ti1bfK1nfr2U7TdP691u5FfQRxbLDoPKIo6yGDm3uBgOW 6QMn7kwIMfK/l2sxdiG0IJKzJWzQc8CeZFpnrwEICJegQD7rng4D1jA2 X-Gm-Gg: ASbGncvL74uRqqEYuGzpZvl0ZYyXPh4Bs2131sA2lsnMto6wrFeSoTpaV5aPEwAP1ac bEgUGvQbDvQ/AXAKVaraXvadMZTdAXY2adwMJzGJeyAyACqUPQNG9fKt4q41Ngw7Jy5nFVl+k3+ xZlfQsfpZkD/E3hino9bXeOWGFvDAKozRhQWGKAGAETxElOaOs5ZJM/FxyKEzI1PXR6/DI7WpAL l5gZzHtG8BikXmnRv06TT0812+cDO45R++OO/RrMiy0fSY86QrVzQQsTnzf3o6KuBqnWq6vUD6q trwclkfyJdYj7PUgMjSfInWL9qJSogicnV3zUkqZ/Sf5PNX55wC+4nyS09+AyrpjqV9T9GELXiO H498z8w9WsyycFdb+/5UlEaCmFIz/IE7xE07FftuyGGSA X-Google-Smtp-Source: AGHT+IE88U6fjy5H/kESCFQxeuG+kuHNOEI5DNc4bG+xGUfq2wnXHziH5z3yGy8T2k68c33MNwGwAw== X-Received: by 2002:a05:6000:2082:b0:3dc:280c:51e8 with SMTP id ffacd0b85a97d-3e629b44228mr6275567f8f.15.1757336385274; Mon, 08 Sep 2025 05:59:45 -0700 (PDT) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3cf276d5816sm41260581f8f.25.2025.09.08.05.59.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Sep 2025 05:59:44 -0700 (PDT) From: Tomer Maimon To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, avifishman70@gmail.com, tali.perry1@gmail.com, joel@jms.id.au, venture@google.com, yuenn@google.com, benjaminfair@google.com Cc: openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Tomer Maimon Subject: [PATCH v2 1/2] arm64: dts: nuvoton: npcm845: Add peripheral nodes Date: Mon, 8 Sep 2025 15:59:37 +0300 Message-Id: <20250908125938.3584927-2-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250908125938.3584927-1-tmaimon77@gmail.com> References: <20250908125938.3584927-1-tmaimon77@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Enable peripheral support for the Nuvoton NPCM845 SoC by adding device nodes for Ethernet controllers, MMC controller, SPI controllers, USB device controllers, random number generator, ADC, PWM-FAN controller, and I2C controllers. Include pinmux configurations for relevant peripherals to support hardware operation. Add an OP-TEE firmware node for secure services. Signed-off-by: Tomer Maimon --- .../dts/nuvoton/nuvoton-common-npcm8xx.dtsi | 702 +++++++++++++++++- .../boot/dts/nuvoton/nuvoton-npcm845.dtsi | 7 + 2 files changed, 708 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi b/arch= /arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi index 24133528b8e9..7f120da3310a 100644 --- a/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi +++ b/arch/arm64/boot/dts/nuvoton/nuvoton-common-npcm8xx.dtsi @@ -4,6 +4,7 @@ #include #include #include +#include =20 / { #address-cells =3D <2>; @@ -32,9 +33,19 @@ gic: interrupt-controller@dfff9000 { #interrupt-cells =3D <3>; interrupt-controller; #address-cells =3D <0>; + ppi-partitions { + ppi_cluster0: interrupt-partition-0 { + affinity =3D <&cpu0 &cpu1 &cpu2 &cpu3>; + }; + }; }; }; =20 + udc0_phy: usb-phy { + compatible =3D "usb-nop-xceiv"; + #phy-cells =3D <0>; + }; + ahb { #address-cells =3D <2>; #size-cells =3D <2>; @@ -51,7 +62,260 @@ clk: rstc: reset-controller@f0801000 { #clock-cells =3D <1>; }; =20 - apb { + gmac1: ethernet@f0804000 { + device_type =3D "network"; + compatible =3D "snps,dwmac-3.72a", "snps,dwmac"; + reg =3D <0x0 0xf0804000 0x0 0x2000>; + interrupts =3D ; + interrupt-names =3D "macirq"; + clocks =3D <&clk NPCM8XX_CLK_AHB>; + clock-names =3D "stmmaceth"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&rg2_pins + &rg2mdio_pins>; + status =3D "disabled"; + }; + + gmac2: ethernet@f0806000 { + device_type =3D "network"; + compatible =3D "snps,dwmac-3.72a", "snps,dwmac"; + reg =3D <0x0 0xf0806000 0x0 0x2000>; + interrupts =3D ; + interrupt-names =3D "macirq"; + clocks =3D <&clk NPCM8XX_CLK_AHB>; + clock-names =3D "stmmaceth"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&r1_pins + &r1err_pins + &r1md_pins>; + status =3D "disabled"; + }; + + gmac3: ethernet@f0808000 { + device_type =3D "network"; + compatible =3D "snps,dwmac-3.72a", "snps,dwmac"; + reg =3D <0x0 0xf0808000 0x0 0x2000>; + interrupts =3D ; + interrupt-names =3D "macirq"; + clocks =3D <&clk NPCM8XX_CLK_AHB>; + clock-names =3D "stmmaceth"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&r2_pins + &r2err_pins + &r2md_pins>; + status =3D "disabled"; + }; + + sdhci: mmc@f0842000 { + compatible =3D "nuvoton,npcm845-sdhci"; + reg =3D <0x0 0xf0842000 0x0 0x100>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_AHB>; + clock-names =3D "clk_mmc"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&mmc8_pins + &mmc_pins>; + status =3D "disabled"; + }; + + fiu0: spi@fb000000 { + compatible =3D "nuvoton,npcm845-fiu"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x0 0xfb000000 0x0 0x1000>; + reg-names =3D "control"; + clocks =3D <&clk NPCM8XX_CLK_SPI0>; + clock-names =3D "clk_ahb"; + status =3D "disabled"; + }; + + fiu1: spi@fb002000 { + compatible =3D "nuvoton,npcm845-fiu"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x0 0xfb002000 0x0 0x1000>; + reg-names =3D "control"; + clocks =3D <&clk NPCM8XX_CLK_SPI1>; + clock-names =3D "clk_spi1"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&spi1_pins>; + status =3D "disabled"; + }; + + fiu3: spi@c0000000 { + compatible =3D "nuvoton,npcm845-fiu"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x0 0xc0000000 0x0 0x1000>; + reg-names =3D "control"; + clocks =3D <&clk NPCM8XX_CLK_SPI3>; + clock-names =3D "clk_spi3"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&spi3_pins>; + status =3D "disabled"; + }; + + fiux: spi@fb001000 { + compatible =3D "nuvoton,npcm845-fiu"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x0 0xfb001000 0x0 0x1000>, + <0x0 0xf8000000 0x0 0x2000000>; + reg-names =3D "control", "memory"; + clocks =3D <&clk NPCM8XX_CLK_SPIX>; + clock-names =3D "clk_ahb"; + status =3D "disabled"; + }; + + mc: memory-controller@f0824000 { + compatible =3D "nuvoton,npcm845-memory-controller"; + reg =3D <0x0 0xf0824000 0x0 0x1000>; + interrupts =3D ; + }; + + udc0: usb@f0830000 { + compatible =3D "nuvoton,npcm845-udc"; + reg =3D <0x0 0xf0830000 0x0 0x1000 + 0x0 0xfffeb000 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc1: usb@f0831000 { + compatible =3D "nuvoton,npcm845-udc"; + reg =3D <0x0 0xf0831000 0x0 0x1000 + 0x0 0xfffeb800 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc2: usb@f0832000 { + compatible =3D "nuvoton,npcm845-udc"; + reg =3D <0x0 0xf0832000 0x0 0x1000 + 0x0 0xfffec000 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc3: usb@f0833000 { + compatible =3D "nuvoton,npcm845-udc"; + reg =3D <0x0 0xf0833000 0x0 0x1000 + 0x0 0xfffec800 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc4: usb@f0834000 { + compatible =3D "nuvoton,npcm845-udc"; + reg =3D <0x0 0xf0834000 0x0 0x1000 + 0x0 0xfffed000 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc5: usb@f0835000 { + compatible =3D "nuvoton,npcm845-udc"; + reg =3D <0x0 0xf0835000 0x0 0x1000 + 0x0 0xfffed800 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc6: usb@f0836000 { + compatible =3D "nuvoton,npcm845-udc"; + reg =3D <0x0 0xf0836000 0x0 0x1000 + 0x0 0xfffee000 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc7: usb@f0837000 { + compatible =3D "nuvoton,npcm845-udc"; + reg =3D <0x0 0xf0837000 0x0 0x1000 + 0x0 0xfffee800 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc8: usb@f0838000 { + compatible =3D "nuvoton,npcm845-udc"; + reg =3D <0x0 0xf0838000 0x0 0x1000 + 0x0 0xfffef000 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + nuvoton,sysgcr =3D <&gcr 0x9C 0xC000 0xC000>; + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + udc9: usb@f0839000 { + compatible =3D "nuvoton,npcm845-udc"; + reg =3D <0x0 0xf0839000 0x0 0x1000 + 0x0 0xfffef800 0x0 0x800>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_SU>; + clock-names =3D "clk_usb_bridge"; + + nuvoton,sysgcr =3D <&gcr 0x9C 0x3000 0x3000>; + phys =3D <&udc0_phy>; + phy_type =3D "utmi_wide"; + dr_mode =3D "peripheral"; + status =3D "disabled"; + }; + + apb: bus@f0000000 { #address-cells =3D <1>; #size-cells =3D <1>; compatible =3D "simple-bus"; @@ -59,6 +323,20 @@ apb { ranges =3D <0x0 0x0 0xf0000000 0x00300000>, <0xfff00000 0x0 0xfff00000 0x00016000>; =20 + pspi: spi@201000 { + compatible =3D "nuvoton,npcm845-pspi"; + reg =3D <0x201000 0x1000>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pspi_pins>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_APB5>; + clock-names =3D "clk_apb5"; + resets =3D <&rstc 0x24 23>; + status =3D "disabled"; + }; + peci: peci-controller@100000 { compatible =3D "nuvoton,npcm845-peci"; reg =3D <0x100000 0x1000>; @@ -139,6 +417,22 @@ serial6: serial@6000 { status =3D "disabled"; }; =20 + rng: rng@b000 { + compatible =3D "nuvoton,npcm845-rng"; + reg =3D <0xb000 0x8>; + clocks =3D <&clk NPCM8XX_CLK_APB1>; + status =3D "disabled"; + }; + + adc: adc@c000 { + compatible =3D "nuvoton,npcm845-adc"; + reg =3D <0xC000 0x8>; + interrupts =3D ; + clocks =3D <&clk NPCM8XX_CLK_ADC>; + resets =3D <&rstc 0x20 27>; + status =3D "disabled"; + }; + watchdog0: watchdog@801c { compatible =3D "nuvoton,npcm845-wdt", "nuvoton,npcm750-wdt"; interrupts =3D ; @@ -165,6 +459,412 @@ watchdog2: watchdog@a01c { clocks =3D <&refclk>; syscon =3D <&gcr>; }; + + pwm_fan:pwm-fan-controller@103000 { + compatible =3D "nuvoton,npcm845-pwm-fan"; + reg =3D <0x103000 0x3000>, + <0x180000 0x8000>; + reg-names =3D "pwm", "fan"; + clocks =3D <&clk NPCM8XX_CLK_APB3>, + <&clk NPCM8XX_CLK_APB4>; + clock-names =3D "pwm","fan"; + interrupts =3D , + , + , + , + , + , + , + ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pwm0_pins &pwm1_pins + &pwm2_pins &pwm3_pins + &pwm4_pins &pwm5_pins + &pwm6_pins &pwm7_pins + &pwm8_pins &pwm9_pins + &pwm10_pins &pwm11_pins + &fanin0_pins &fanin1_pins + &fanin2_pins &fanin3_pins + &fanin4_pins &fanin5_pins + &fanin6_pins &fanin7_pins + &fanin8_pins &fanin9_pins + &fanin10_pins &fanin11_pins + &fanin12_pins &fanin13_pins + &fanin14_pins &fanin15_pins>; + status =3D "disabled"; + }; + + i2c0: i2c@80000 { + reg =3D <0x80000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb0_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c1: i2c@81000 { + reg =3D <0x81000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb1_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c2: i2c@82000 { + reg =3D <0x82000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb2_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c3: i2c@83000 { + reg =3D <0x83000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb3_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c4: i2c@84000 { + reg =3D <0x84000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb4_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c5: i2c@85000 { + reg =3D <0x85000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb5_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c6: i2c@86000 { + reg =3D <0x86000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb6_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c7: i2c@87000 { + reg =3D <0x87000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb7_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c8: i2c@88000 { + reg =3D <0x88000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb8_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c9: i2c@89000 { + reg =3D <0x89000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb9_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c10: i2c@8a000 { + reg =3D <0x8a000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb10_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c11: i2c@8b000 { + reg =3D <0x8b000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb11_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c12: i2c@8c000 { + reg =3D <0x8c000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb12_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c13: i2c@8d000 { + reg =3D <0x8d000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb13_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c14: i2c@8e000 { + reg =3D <0x8e000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb14_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c15: i2c@8f000 { + reg =3D <0x8f000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb15_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c16: i2c@fff00000 { + reg =3D <0xfff00000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb16_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c17: i2c@fff01000 { + reg =3D <0xfff01000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb17_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c18: i2c@fff02000 { + reg =3D <0xfff02000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb18_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c19: i2c@fff03000 { + reg =3D <0xfff03000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb19_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c20: i2c@fff04000 { + reg =3D <0xfff04000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb20_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c21: i2c@fff05000 { + reg =3D <0xfff05000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb21_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c22: i2c@fff06000 { + reg =3D <0xfff06000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb22_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c23: i2c@fff07000 { + reg =3D <0xfff07000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&smb23_pins>; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c24: i2c@fff08000 { + reg =3D <0xfff08000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c25: i2c@fff09000 { + reg =3D <0xfff09000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; + + i2c26: i2c@fff0a000 { + reg =3D <0xfff0a000 0x1000>; + compatible =3D "nuvoton,npcm845-i2c"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM8XX_CLK_APB2>; + clock-frequency =3D <100000>; + interrupts =3D ; + nuvoton,sys-mgr =3D <&gcr>; + status =3D "disabled"; + }; }; }; =20 diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845.dtsi b/arch/arm64/= boot/dts/nuvoton/nuvoton-npcm845.dtsi index 383938dcd3ce..21dea323612d 100644 --- a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845.dtsi +++ b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845.dtsi @@ -75,4 +75,11 @@ timer { , ; }; + + firmware { + optee { + compatible =3D "linaro,optee-tz"; + method =3D "smc"; + }; + }; }; --=20 2.34.1 From nobody Wed Sep 10 01:09:10 2025 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 695A430597A; Mon, 8 Sep 2025 12:59:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757336391; cv=none; b=D+FTQuUMRwFq+zoNoSQw42qLLM0ifY91bTlHJs2qaU2hWmz8/SsqfNpbvF5qFR3fHPCEagAWiQmLtFekHBT7yAKqL5J6fnxJmXP1FggMaPy77k68w24OezQV1zlqNVRPsbpr7nEuWnlSw0LXp7i1+0F8S/5W0+2VZmfgT/l+y0E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757336391; c=relaxed/simple; bh=Qgd39pgx9crrIkLV8uHwx3KIavurA4LcHv3S5wpeAmo=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=eUn6mYZfFYymQuiriE5GUX6oqYMc9q9eHnBSgFJsontGRMgEk1CWaWVWvK5wZvfqATkHQiK+WgKahePe6OPFoqHKGczyARFHIPe4T0PGheW02bDl2rOihXez2xThLOVno6gUdnzmtvTnc2pLNKGkJ1k/ckzgd+VHfKS07FnlpyY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kzWDcKX6; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kzWDcKX6" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-3e4b5aee522so1285639f8f.1; Mon, 08 Sep 2025 05:59:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757336388; x=1757941188; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ohTjPehvEZpnbTZWGGl3LmVxYQyjSBeyFWblJS+0WIQ=; b=kzWDcKX65c03THgUQwv+k8hR0gRAtS7Kndm+0ZAolqbQXYQWCMP0ZMFMxtHhnbiPqn X+y5jqiiE2wHlYH74vAxcdpwwWAKtbY7cNeykDT0MC/A5/bxrkzuZnTHLg3KSBUdbwrp SjsBpBhW+6+vswCbeAY4oJyfxzSapU6sBY8/AsHqY8TN4hQCrapgmWYPjtxorZ9ARFMp jXEcDTz6XNO/opJeSqBBP9qQsTrkYZORhSO5crPgfnseO5jHF6ZO2rYGg+oPdFUzjto4 3JbDzB/xYCVGA3DUOjR49EStC9rUYAQPmz91QdgCgtdFQQgItkfOUJUfAXFG1PVcVa2F WVJg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757336388; x=1757941188; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ohTjPehvEZpnbTZWGGl3LmVxYQyjSBeyFWblJS+0WIQ=; b=LR0GpTy0BrBNEd1V46EuTNd88MEURqmlHHcDgjLYGIa/lceKTYt8h12xQLfsslDTdO 25Kp4NuDT9z6I0RiAVHy9BaWoXr2TyvP5wTFWSApVMarY4LDN6uKOljwcrJLMtjS0JVE Gu3v6dk00WXwCEwMY5UQm6ry7XpBP1HdNtC9u5yYcBwqxCmFtXZpTAApj++/PAQ4ty/0 FqnlAR509xZBKi6KPKGNdg+y6u8cN34onii4KmzkDohyJQXB3IOKNvcnz4nV2dAMok7w 2DyWye0eSXl/YnNz6jVvXxnl6cRY3oMsKjXLlmsPDcojwp+nqQYrwSNn2RG+Yxl0AsXF uVxw== X-Forwarded-Encrypted: i=1; AJvYcCW8yU1/KWb4IaBVIxun61X5IFP0DUrcsdKnBRDSnQizy8fDHGgR9Vq7f/o7uf7PvVjCjAIvM+7dcO1He7O/@vger.kernel.org, AJvYcCXOgQcaEhNvqhqn5XipRk6s7/mdmwsvSShk2Db+Q5oXnDnD8rTChI0D0Pb1maJlQXS/X5J3UbK/iPOh@vger.kernel.org X-Gm-Message-State: AOJu0Yygeg58/wv2YePG7gSX1iukgZMf78U96Qt83K1YNykYMf70q8Pu c0KS8BFxMmWjToOPrmwlSXAU1g1+QcosnKKaxGeN5qRiu3YtJYNgkzOY X-Gm-Gg: ASbGncuA0tNnUx5aruPdtCIh1pvGM2wHYwvnSIhAWp6VE7xGgCQUPKEZlgbw3g28Z1v X/pQIyNURVpG8YjBBcsIPZhCwd5c10EBiC9WoI73/WqaYKapu+5IcEw5WH4svr9O3W7Rh6mbmuQ TbtlzNrIImiyncgRXZnRD1HA4vOTazDdz7pl7ae78PL/zM/CdB4RJZ65UVApBHyUwO9n4eoU0TJ Nm5LHUz6c/1vDi5aF6HXflU7nwj8No1IoO/+ftBOwRm5aVAlVSQ7GqPGTqT5IlSf0rYkrI7mC2e 9/v6O44UN0R5g7igtY7cff96yjJJu2SU8zxhTzM7kEyl7jX2J6Ae6iPbL4/6+dvbp40ix/K9Wv6 WcButWYdPsTYGlscAueVhM8j+TpuiWA5IEkSeQr2C+8Ua X-Google-Smtp-Source: AGHT+IG/sznJSOJRWqTPYkU9mtj3z/JTHqvpHXVfviEB9X7NQmlAgsa7OmrD+qN2TANTMUAGW3TFnw== X-Received: by 2002:a05:6000:200f:b0:3e7:4c93:18d9 with SMTP id ffacd0b85a97d-3e74c931c04mr1957542f8f.60.1757336387588; Mon, 08 Sep 2025 05:59:47 -0700 (PDT) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3cf276d5816sm41260581f8f.25.2025.09.08.05.59.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Sep 2025 05:59:47 -0700 (PDT) From: Tomer Maimon To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, avifishman70@gmail.com, tali.perry1@gmail.com, joel@jms.id.au, venture@google.com, yuenn@google.com, benjaminfair@google.com Cc: openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Tomer Maimon Subject: [PATCH v2 2/2] arm64: dts: nuvoton: npcm845-evb: Add peripheral nodes Date: Mon, 8 Sep 2025 15:59:38 +0300 Message-Id: <20250908125938.3584927-3-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250908125938.3584927-1-tmaimon77@gmail.com> References: <20250908125938.3584927-1-tmaimon77@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Enable peripheral support for the Nuvoton NPCM845 Evaluation Board by adding device nodes for Ethernet controllers, MMC controller, SPI controllers, USB device controllers, random number generator, ADC, PWM-FAN controller, I2C controllers, and PECI interface. Include MDIO nodes for Ethernet PHYs, reserved memory for TIP, and aliases for device access. Signed-off-by: Tomer Maimon --- .../boot/dts/nuvoton/nuvoton-npcm845-evb.dts | 439 ++++++++++++++++++ 1 file changed, 439 insertions(+) diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts b/arch/arm= 64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts index 2638ee1c3846..145a2e599600 100644 --- a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts +++ b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts @@ -10,6 +10,42 @@ / { =20 aliases { serial0 =3D &serial0; + ethernet1 =3D &gmac1; + ethernet2 =3D &gmac2; + ethernet3 =3D &gmac3; + mdio-gpio0 =3D &mdio0; + mdio-gpio1 =3D &mdio1; + fiu0 =3D &fiu0; + fiu1 =3D &fiu3; + fiu2 =3D &fiux; + fiu3 =3D &fiu1; + i2c0 =3D &i2c0; + i2c1 =3D &i2c1; + i2c2 =3D &i2c2; + i2c3 =3D &i2c3; + i2c4 =3D &i2c4; + i2c5 =3D &i2c5; + i2c6 =3D &i2c6; + i2c7 =3D &i2c7; + i2c8 =3D &i2c8; + i2c9 =3D &i2c9; + i2c10 =3D &i2c10; + i2c11 =3D &i2c11; + i2c12 =3D &i2c12; + i2c13 =3D &i2c13; + i2c14 =3D &i2c14; + i2c15 =3D &i2c15; + i2c16 =3D &i2c16; + i2c17 =3D &i2c17; + i2c18 =3D &i2c18; + i2c19 =3D &i2c19; + i2c20 =3D &i2c20; + i2c21 =3D &i2c21; + i2c22 =3D &i2c22; + i2c23 =3D &i2c23; + i2c24 =3D &i2c24; + i2c25 =3D &i2c25; + i2c26 =3D &i2c26; }; =20 chosen { @@ -25,12 +61,415 @@ refclk: refclk-25mhz { clock-frequency =3D <25000000>; #clock-cells =3D <0>; }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + tip_reserved: tip@0 { + reg =3D <0x0 0x0 0x0 0x6200000>; + }; + }; + + mdio0: mdio-0 { + compatible =3D "virtual,mdio-gpio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + gpios =3D <&gpio1 25 GPIO_ACTIVE_HIGH>, + <&gpio1 26 GPIO_ACTIVE_HIGH>; + + phy0: ethernet-phy@0 { + reg =3D <0>; + }; + }; + + mdio1: mdio-1 { + compatible =3D "virtual,mdio-gpio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + gpios =3D <&gpio2 27 GPIO_ACTIVE_HIGH>, + <&gpio2 28 GPIO_ACTIVE_HIGH>; + + phy1: ethernet-phy@0 { + reg =3D <0>; + }; + }; +}; + +&gmac1 { + phy-mode =3D "rgmii-id"; + snps,eee-force-disable; + status =3D "okay"; +}; + +&gmac2 { + phy-mode =3D "rmii"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&r1_pins + &r1oen_pins>; + phy-handle =3D <&phy0>; + status =3D "okay"; +}; + +&gmac3 { + phy-mode =3D "rmii"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&r2_pins + &r2oen_pins>; + phy-handle =3D <&phy1>; + status =3D "okay"; }; =20 &serial0 { status =3D "okay"; }; =20 +&fiu0 { + status =3D "okay"; + spi-nor@0 { + compatible =3D "jedec,spi-nor"; + spi-rx-bus-width =3D <1>; + reg =3D <0>; + spi-max-frequency =3D <5000000>; + partitions { + compatible =3D "fixed-partitions"; + #address-cells =3D <1>; + #size-cells =3D <1>; + bbuboot1@0 { + label =3D "bb-uboot-1"; + reg =3D <0x0000000 0x80000>; + read-only; + }; + bbuboot2@80000 { + label =3D "bb-uboot-2"; + reg =3D <0x0080000 0x80000>; + read-only; + }; + envparam@100000 { + label =3D "env-param"; + reg =3D <0x0100000 0x40000>; + read-only; + }; + spare@140000 { + label =3D "spare"; + reg =3D <0x0140000 0xC0000>; + }; + kernel@200000 { + label =3D "kernel"; + reg =3D <0x0200000 0x400000>; + }; + rootfs@600000 { + label =3D "rootfs"; + reg =3D <0x0600000 0x700000>; + }; + spare1@D00000 { + label =3D "spare1"; + reg =3D <0x0D00000 0x200000>; + }; + spare2@F00000 { + label =3D "spare2"; + reg =3D <0x0F00000 0x200000>; + }; + spare3@1100000 { + label =3D "spare3"; + reg =3D <0x1100000 0x200000>; + }; + spare4@1300000 { + label =3D "spare4"; + reg =3D <0x1300000 0x0>; + }; + }; + }; +}; + +&fiu1 { + status =3D "okay"; + spi-nor@0 { + compatible =3D "jedec,spi-nor"; + spi-rx-bus-width =3D <2>; + spi-tx-bus-width =3D <2>; + reg =3D <0>; + spi-max-frequency =3D <5000000>; + partitions { + compatible =3D "fixed-partitions"; + #address-cells =3D <1>; + #size-cells =3D <1>; + system1@0 { + label =3D "spi1-system1"; + reg =3D <0x0 0x0>; + }; + }; + }; +}; + +&fiu3 { + pinctrl-0 =3D <&spi3_pins>, <&spi3quad_pins>; + status =3D "okay"; + spi-nor@0 { + compatible =3D "jedec,spi-nor"; + spi-rx-bus-width =3D <1>; + reg =3D <0>; + spi-max-frequency =3D <5000000>; + partitions { + compatible =3D "fixed-partitions"; + #address-cells =3D <1>; + #size-cells =3D <1>; + system1@0 { + label =3D "spi3-system1"; + reg =3D <0x0 0x0>; + }; + }; + }; +}; + +&fiux { + spix-mode; +}; + +&sdhci { + status =3D "okay"; +}; + +&udc0 { + status =3D "okay"; +}; + +&udc1 { + status =3D "okay"; +}; + +&udc2 { + status =3D "okay"; +}; + +&udc3 { + status =3D "okay"; +}; + +&udc4 { + status =3D "okay"; +}; + +&udc5 { + status =3D "okay"; +}; + +&udc6 { + status =3D "okay"; +}; + +&udc7 { + status =3D "okay"; +}; + +&mc { + status =3D "okay"; +}; + +&peci { + status =3D "okay"; +}; + +&rng { + status =3D "okay"; +}; + +&adc { + #io-channel-cells =3D <1>; + status =3D "okay"; +}; + &watchdog1 { status =3D "okay"; }; + +&pwm_fan { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pwm0_pins &pwm1_pins + &pwm2_pins &pwm3_pins + &pwm4_pins &pwm5_pins + &pwm6_pins &pwm7_pins + &fanin0_pins &fanin1_pins + &fanin2_pins &fanin3_pins + &fanin4_pins &fanin5_pins + &fanin6_pins &fanin7_pins>; + #address-cells =3D <1>; + #size-cells =3D <0>; + fan@0 { + reg =3D <0x00>; + fan-tach-ch =3D /bits/ 8 <0x00 0x01>; + cooling-levels =3D <127 255>; + }; + fan@1 { + reg =3D <0x01>; + fan-tach-ch =3D /bits/ 8 <0x02 0x03>; + cooling-levels =3D <127 255>; + }; + fan@2 { + reg =3D <0x02>; + fan-tach-ch =3D /bits/ 8 <0x04 0x05>; + cooling-levels =3D <127 255>; + }; + fan@3 { + reg =3D <0x03>; + fan-tach-ch =3D /bits/ 8 <0x06 0x07>; + cooling-levels =3D <127 255>; + }; + fan@4 { + reg =3D <0x04>; + fan-tach-ch =3D /bits/ 8 <0x08 0x09>; + cooling-levels =3D <127 255>; + }; + fan@5 { + reg =3D <0x05>; + fan-tach-ch =3D /bits/ 8 <0x0A 0x0B>; + cooling-levels =3D <127 255>; + }; + fan@6 { + reg =3D <0x06>; + fan-tach-ch =3D /bits/ 8 <0x0C 0x0D>; + cooling-levels =3D <127 255>; + }; + fan@7 { + reg =3D <0x07>; + fan-tach-ch =3D /bits/ 8 <0x0E 0x0F>; + cooling-levels =3D <127 255>; + }; +}; + +&i2c0 { + status =3D "okay"; +}; + +&i2c1 { + status =3D "okay"; + #address-cells =3D <1>; + #size-cells =3D <0>; + eeprom@50 { + compatible =3D "atmel,24c256"; + reg =3D <0x50>; + }; +}; + +&i2c2 { + status =3D "okay"; + #address-cells =3D <1>; + #size-cells =3D <0>; + ipmb@10 { + compatible =3D "ipmb-dev"; + reg =3D <0x10>; + i2c-protocol; + }; +}; + +&i2c3 { + status =3D "okay"; + #address-cells =3D <1>; + #size-cells =3D <0>; + ipmb@11 { + compatible =3D "ipmb-dev"; + reg =3D <0x11>; + i2c-protocol; + }; +}; + +&i2c4 { + status =3D "okay"; +}; + +&i2c5 { + status =3D "okay"; +}; + +&i2c6 { + status =3D "okay"; + #address-cells =3D <1>; + #size-cells =3D <0>; + tmp100@48 { + compatible =3D "tmp100"; + reg =3D <0x48>; + status =3D "okay"; + }; +}; + +&i2c7 { + status =3D "okay"; +}; + +&i2c8 { + status =3D "okay"; +}; + +&i2c9 { + status =3D "okay"; +}; + +&i2c10 { + status =3D "okay"; +}; + +&i2c11 { + status =3D "okay"; +}; + +&i2c12 { + status =3D "okay"; +}; + +&i2c13 { + status =3D "okay"; +}; + +&i2c14 { + status =3D "okay"; +}; + +&i2c15 { + status =3D "okay"; +}; + +&i2c16 { + status =3D "okay"; +}; + +&i2c17 { + status =3D "okay"; +}; + +&i2c18 { + status =3D "okay"; +}; + +&i2c19 { + status =3D "okay"; +}; + +&i2c20 { + status =3D "okay"; +}; + +&i2c21 { + status =3D "okay"; +}; + +&i2c22 { + status =3D "okay"; +}; + +&i2c23 { + status =3D "okay"; +}; + +&i2c24 { + status =3D "okay"; +}; + +&i2c25 { + status =3D "okay"; +}; + +&i2c26 { + status =3D "okay"; +}; --=20 2.34.1