From nobody Wed Sep 10 01:55:21 2025 Received: from mail-pf1-f169.google.com (mail-pf1-f169.google.com [209.85.210.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1C84830EF8F; Mon, 8 Sep 2025 16:18:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757348289; cv=none; b=AJvU32Q6T2lW+TZFNXWiKoKtWLf4vEn2yy+RUSD7iKqqDNa/uq4vdW3vF3rLLTxgzGKrzQGQSPXqKu+5CCMjRSgBMsYPb8YIyF4NU4yx/ZBE/o4Dtfvz84grrruGReSxN1DHqsoYn1Y2TkszIPXJM+yok/6iHTDNYqR3wBWvG7s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757348289; c=relaxed/simple; bh=0dzR3fd+h3fafN3tzZUIttMoA5Vj0MCEKygtyr+yyrA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=D35GsbOcbkYNVod9IGDmW5zVzPUdp8DDe8NEFoTli0mHWG7PiA1a2mv5leyvdkaCLrC7XBrfKVnPGfdhhv9NK3ujjLUe5uwf6e71R4zY8tXN25UxOjtrDd0vF+UiJswCN24t8oFoP3KGGdSZ1/dnrLuL71H1YI2N/up69p8MphE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PI4q5ism; arc=none smtp.client-ip=209.85.210.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PI4q5ism" Received: by mail-pf1-f169.google.com with SMTP id d2e1a72fcca58-7722c88fc5fso4073828b3a.2; Mon, 08 Sep 2025 09:18:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757348287; x=1757953087; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=f6GjrByxYOP9sPm2GtPCzQbF34RsPUSHq8OKSEglxxQ=; b=PI4q5ismzH35yxsv3YReqiM5UBPDcs6E7cy944GL0SrhG1lCmGKWqeJHT6ZOFipujG t+XVAXxnwMIa0GIcPHcaeoG6FkOeucQsZs7p4PwH7+eBzuK9KW+BITs2hksU+5JZjFiH ZF5yi1pF4bz+PRdy/QafTLnFTw5PHTtlnBIyqFDKA2qxkPmZy+SFkvZus2mGZn9BA6ga 4WUNMdS/3Hzuj/U3uGyup+DuZvY1/liP+7fP3hMV1NOsLKulumBurjtHToDLqDW2nonT sGiB/Mxo+hGVN6vlG3xzNDolPtyYBFrccA4oTfOrLs1LZcSqiPiP42+d6cDF3pQDzKA3 gsJw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757348287; x=1757953087; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=f6GjrByxYOP9sPm2GtPCzQbF34RsPUSHq8OKSEglxxQ=; b=abOJfD+yQmIn47NEZo6AgxJpuoONs0YbjsOZF+/pmZ4nYmS1TP8dSlMlfV2F/S5Tkz tHwC9fxIUjJkPvb+essBmv+48K3DIBqQ7EDXTYmCXE3FDYWZhkN6U43yUFso1f6N5/ZS k895yeI1qtVvSFqjAkjA9QIfSfSVN9otOGsScxRJ83rNG/ItZVjqFSRyebsNRWVVPGma oahABpjQNC3LUaGn77pj8YNABws/WPQV3TnxyjldBLKtfVtuBEC9OCaWrTDUjsreGpN7 infrBVgufT/CKMnU6gdFiU72kNRxWn1mbQ7UyLshZwj4ls1ox8/KUOMy83pOoUsTwq9B zc8g== X-Forwarded-Encrypted: i=1; AJvYcCU+oUejM6o9QtFBhjWQL1YXHQuqE3U5l5RirUwi4x+RV6pLSMoSEmHz4waHhaYw/kHvTXkwAhYYH7Ad@vger.kernel.org, AJvYcCX4gYYnnzF2TFVfPGKyBOs8UJPFTh6hVj7pXx4Z559vSkSbwpznKcA4Edfa/zwP4iJ7MkpuONwDU+1Zbg==@vger.kernel.org, AJvYcCXXCRlIqOp3Z/8z7sTiVAo34zGSUBNQG4azvUklu/1NJIdJ5ZKs3PP91RyOCJdfQxqqs4I/hqx1L1WAKo+E@vger.kernel.org X-Gm-Message-State: AOJu0YzijqnQK4OmHx/mN+iUv6OwqXiPEvjmJ9VkNVLMZGhQHcoOpBX4 gMN+0RgFMZmnR9fzIt4EPa61ECM9dnuXhck6gb/gWcakMMstxZQf3+QF X-Gm-Gg: ASbGnctIiqJFGr5C8njJBfTxM9JIK8wtutdfQ8lln5tbhkZTErEJJlUcQlmwEC8rKhr MUfkDTf8+Vi+maDdgL/mKgrn+snRcnHWmVxdz/DAAzC0QTLE/IHbUFDCkFl1GT3KCyQp2exH3HB fVSnx45bx2ehyBUr1ILua9zdbnSTfESyEobLW3VzdRyrdkUc24p74iwXUG09W/hpr1OzzysT/Rl fNQVuC2Tt05OVF0qrXMjPq7WTM9AQ8641NO+IEzqwByYRv4U2Qm85pg2vCn7fSHPhDuo96zyaTy YA30n29RXEz6GnPniLJlNgXH6O9B8dElpNk7bnASyypdL2IUINk+Rz3MjNWK+srv5+u+pT5u7eR IC5+KYwGJTI9WTSf30NtL4nD4R5SnDGuf+z+vIOdcdVw= X-Google-Smtp-Source: AGHT+IH8wck0p5QkU0f1jf2SLsUKx+8m9RCM9tQfhgZvO/PTQoyii1O4IIttb4Gytz6G+ry0b5arWg== X-Received: by 2002:a05:6a00:14c2:b0:771:ece5:f3fe with SMTP id d2e1a72fcca58-7742dd0f089mr10216555b3a.2.1757348287061; Mon, 08 Sep 2025 09:18:07 -0700 (PDT) Received: from Black-Pearl.localdomain ([27.7.158.204]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-772608b1b5asm21319074b3a.46.2025.09.08.09.18.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Sep 2025 09:18:06 -0700 (PDT) From: Charan Pedumuru Date: Mon, 08 Sep 2025 16:17:12 +0000 Subject: [PATCH v2 1/2] arm: dts: ti: omap: Drop unnecessary or unused properties Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250908-ti-sdhci-omap-v2-1-72927890482f@gmail.com> References: <20250908-ti-sdhci-omap-v2-0-72927890482f@gmail.com> In-Reply-To: <20250908-ti-sdhci-omap-v2-0-72927890482f@gmail.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Barker , Marc Murphy , Tony Lindgren , Kishon Vijay Abraham I Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.14.2 Remove unnecessary properties like ti,needs-special-reset, ti,needs-special-hs-handling and cap-mmc-dual-data-rate from the DTS files as there is no user of them. Signed-off-by: Charan Pedumuru --- arch/arm/boot/dts/ti/omap/am335x-sancloud-bbe-extended-wifi.dts | 1 - arch/arm/boot/dts/ti/omap/am33xx-l4.dtsi | 2 -- arch/arm/boot/dts/ti/omap/am33xx.dtsi | 1 - arch/arm/boot/dts/ti/omap/am4372.dtsi | 1 - arch/arm/boot/dts/ti/omap/am437x-l4.dtsi | 2 -- arch/arm/boot/dts/ti/omap/am5729-beagleboneai.dts | 2 -- arch/arm/boot/dts/ti/omap/am57xx-cl-som-am57x.dts | 1 - arch/arm/boot/dts/ti/omap/omap4-l4.dtsi | 5 ----- arch/arm/boot/dts/ti/omap/omap5-l4.dtsi | 5 ----- 9 files changed, 20 deletions(-) diff --git a/arch/arm/boot/dts/ti/omap/am335x-sancloud-bbe-extended-wifi.dt= s b/arch/arm/boot/dts/ti/omap/am335x-sancloud-bbe-extended-wifi.dts index 7c9f65126c636178a5bee305480ed503ba40a5b6..8b47f45a9959c683cb821dd639a= b7e17ffdda838 100644 --- a/arch/arm/boot/dts/ti/omap/am335x-sancloud-bbe-extended-wifi.dts +++ b/arch/arm/boot/dts/ti/omap/am335x-sancloud-bbe-extended-wifi.dts @@ -87,7 +87,6 @@ &mmc3 { bus-width =3D <4>; non-removable; cap-power-off-card; - ti,needs-special-hs-handling; keep-power-in-suspend; pinctrl-names =3D "default"; pinctrl-0 =3D <&mmc3_pins>; diff --git a/arch/arm/boot/dts/ti/omap/am33xx-l4.dtsi b/arch/arm/boot/dts/t= i/omap/am33xx-l4.dtsi index d6a143abae5f6bec8041e27d5469727d641a0a1d..39278667a5a456613d0545f7e18= 438f73c8a3cf9 100644 --- a/arch/arm/boot/dts/ti/omap/am33xx-l4.dtsi +++ b/arch/arm/boot/dts/ti/omap/am33xx-l4.dtsi @@ -1501,7 +1501,6 @@ SYSC_OMAP2_SOFTRESET | =20 mmc1: mmc@0 { compatible =3D "ti,am335-sdhci"; - ti,needs-special-reset; dmas =3D <&edma 24 0>, <&edma 25 0>; dma-names =3D "tx", "rx"; interrupts =3D <64>; @@ -1987,7 +1986,6 @@ SYSC_OMAP2_SOFTRESET | =20 mmc2: mmc@0 { compatible =3D "ti,am335-sdhci"; - ti,needs-special-reset; dmas =3D <&edma 2 0 &edma 3 0>; dma-names =3D "tx", "rx"; diff --git a/arch/arm/boot/dts/ti/omap/am33xx.dtsi b/arch/arm/boot/dts/ti/o= map/am33xx.dtsi index 0614ffdc1578f9a288683c59e4807e6adcab9466..f35f6b56e8f5a60741fd9a3e559= 33538814bb599 100644 --- a/arch/arm/boot/dts/ti/omap/am33xx.dtsi +++ b/arch/arm/boot/dts/ti/omap/am33xx.dtsi @@ -338,7 +338,6 @@ SYSC_OMAP2_SOFTRESET | =20 mmc3: mmc@0 { compatible =3D "ti,am335-sdhci"; - ti,needs-special-reset; interrupts =3D <29>; reg =3D <0x0 0x1000>; status =3D "disabled"; diff --git a/arch/arm/boot/dts/ti/omap/am4372.dtsi b/arch/arm/boot/dts/ti/o= map/am4372.dtsi index 0a1df30f2818b2619d510773b95c773a97fe973e..504fa6b57d39bebee7140b4c7e3= b475f69e2de81 100644 --- a/arch/arm/boot/dts/ti/omap/am4372.dtsi +++ b/arch/arm/boot/dts/ti/omap/am4372.dtsi @@ -321,7 +321,6 @@ SYSC_OMAP2_SOFTRESET | =20 mmc3: mmc@0 { compatible =3D "ti,am437-sdhci"; - ti,needs-special-reset; interrupts =3D ; reg =3D <0x0 0x1000>; status =3D "disabled"; diff --git a/arch/arm/boot/dts/ti/omap/am437x-l4.dtsi b/arch/arm/boot/dts/t= i/omap/am437x-l4.dtsi index fd4634f8c629370447425f3d5b9102802a753a76..e08f356e71cb0cf54830c351720= 9ede2acf11ab0 100644 --- a/arch/arm/boot/dts/ti/omap/am437x-l4.dtsi +++ b/arch/arm/boot/dts/ti/omap/am437x-l4.dtsi @@ -1103,7 +1103,6 @@ SYSC_OMAP2_SOFTRESET | mmc1: mmc@0 { compatible =3D "ti,am437-sdhci"; reg =3D <0x0 0x1000>; - ti,needs-special-reset; dmas =3D <&edma 24 0>, <&edma 25 0>; dma-names =3D "tx", "rx"; @@ -1620,7 +1619,6 @@ SYSC_OMAP2_SOFTRESET | mmc2: mmc@0 { compatible =3D "ti,am437-sdhci"; reg =3D <0x0 0x1000>; - ti,needs-special-reset; dmas =3D <&edma 2 0>, <&edma 3 0>; dma-names =3D "tx", "rx"; diff --git a/arch/arm/boot/dts/ti/omap/am5729-beagleboneai.dts b/arch/arm/b= oot/dts/ti/omap/am5729-beagleboneai.dts index e6a18954e449e4b665bfb9ad8c67761347a93204..43cf4ade950b648408060cd8d1d= d20c755b5ca06 100644 --- a/arch/arm/boot/dts/ti/omap/am5729-beagleboneai.dts +++ b/arch/arm/boot/dts/ti/omap/am5729-beagleboneai.dts @@ -545,7 +545,6 @@ &mmc2 { non-removable; mmc-pwrseq =3D <&emmc_pwrseq>; =20 - ti,needs-special-reset; dmas =3D <&sdma_xbar 47>, <&sdma_xbar 48>; dma-names =3D "tx", "rx"; =20 @@ -561,7 +560,6 @@ &mmc4 { /* DDR50: DDR up to 50 MHz (1.8 V signaling). */ status =3D "okay"; =20 - ti,needs-special-reset; vmmc-supply =3D <&vdd_3v3>; cap-power-off-card; keep-power-in-suspend; diff --git a/arch/arm/boot/dts/ti/omap/am57xx-cl-som-am57x.dts b/arch/arm/b= oot/dts/ti/omap/am57xx-cl-som-am57x.dts index 3dd898955e767ea506b85648224812454b2b1045..77c9fbb3bfbd82c3ed74be6b522= 2b1c94c074bdd 100644 --- a/arch/arm/boot/dts/ti/omap/am57xx-cl-som-am57x.dts +++ b/arch/arm/boot/dts/ti/omap/am57xx-cl-som-am57x.dts @@ -481,7 +481,6 @@ &mmc2 { vmmc-supply =3D <&vdd_3v3>; bus-width =3D <8>; ti,non-removable; - cap-mmc-dual-data-rate; }; =20 &qspi { diff --git a/arch/arm/boot/dts/ti/omap/omap4-l4.dtsi b/arch/arm/boot/dts/ti= /omap/omap4-l4.dtsi index 150dd84c9e0f749585de5fd4edb3bc673a8209ea..6a09166843694292cd4c37edd08= 1ea89c28e1003 100644 --- a/arch/arm/boot/dts/ti/omap/omap4-l4.dtsi +++ b/arch/arm/boot/dts/ti/omap/omap4-l4.dtsi @@ -2153,7 +2153,6 @@ mmc1: mmc@0 { reg =3D <0x0 0x400>; interrupts =3D ; ti,dual-volt; - ti,needs-special-reset; dmas =3D <&sdma 61>, <&sdma 62>; dma-names =3D "tx", "rx"; pbias-supply =3D <&pbias_mmc_reg>; @@ -2248,7 +2247,6 @@ mmc3: mmc@0 { compatible =3D "ti,omap4-hsmmc"; reg =3D <0x0 0x400>; interrupts =3D ; - ti,needs-special-reset; dmas =3D <&sdma 77>, <&sdma 78>; dma-names =3D "tx", "rx"; }; @@ -2312,7 +2310,6 @@ mmc2: mmc@0 { compatible =3D "ti,omap4-hsmmc"; reg =3D <0x0 0x400>; interrupts =3D ; - ti,needs-special-reset; dmas =3D <&sdma 47>, <&sdma 48>; dma-names =3D "tx", "rx"; }; @@ -2404,7 +2401,6 @@ mmc4: mmc@0 { compatible =3D "ti,omap4-hsmmc"; reg =3D <0x0 0x400>; interrupts =3D ; - ti,needs-special-reset; dmas =3D <&sdma 57>, <&sdma 58>; dma-names =3D "tx", "rx"; }; @@ -2436,7 +2432,6 @@ mmc5: mmc@0 { compatible =3D "ti,omap4-hsmmc"; reg =3D <0x0 0x400>; interrupts =3D ; - ti,needs-special-reset; dmas =3D <&sdma 59>, <&sdma 60>; dma-names =3D "tx", "rx"; }; diff --git a/arch/arm/boot/dts/ti/omap/omap5-l4.dtsi b/arch/arm/boot/dts/ti= /omap/omap5-l4.dtsi index 3b505fe415ed9e0f27f27080ddfec561be7eadc4..5a32296abdb925f651cab532e89= 0f8659ef1b55c 100644 --- a/arch/arm/boot/dts/ti/omap/omap5-l4.dtsi +++ b/arch/arm/boot/dts/ti/omap/omap5-l4.dtsi @@ -1916,7 +1916,6 @@ mmc1: mmc@0 { reg =3D <0x0 0x400>; interrupts =3D ; ti,dual-volt; - ti,needs-special-reset; dmas =3D <&sdma 61>, <&sdma 62>; dma-names =3D "tx", "rx"; pbias-supply =3D <&pbias_mmc_reg>; @@ -2004,7 +2003,6 @@ mmc3: mmc@0 { compatible =3D "ti,omap4-hsmmc"; reg =3D <0x0 0x400>; interrupts =3D ; - ti,needs-special-reset; dmas =3D <&sdma 77>, <&sdma 78>; dma-names =3D "tx", "rx"; }; @@ -2044,7 +2042,6 @@ mmc2: mmc@0 { compatible =3D "ti,omap4-hsmmc"; reg =3D <0x0 0x400>; interrupts =3D ; - ti,needs-special-reset; dmas =3D <&sdma 47>, <&sdma 48>; dma-names =3D "tx", "rx"; }; @@ -2136,7 +2133,6 @@ mmc4: mmc@0 { compatible =3D "ti,omap4-hsmmc"; reg =3D <0x0 0x400>; interrupts =3D ; - ti,needs-special-reset; dmas =3D <&sdma 57>, <&sdma 58>; dma-names =3D "tx", "rx"; }; @@ -2168,7 +2164,6 @@ mmc5: mmc@0 { compatible =3D "ti,omap4-hsmmc"; reg =3D <0x0 0x400>; interrupts =3D ; - ti,needs-special-reset; dmas =3D <&sdma 59>, <&sdma 60>; dma-names =3D "tx", "rx"; }; --=20 2.51.0 From nobody Wed Sep 10 01:55:21 2025 Received: from mail-pf1-f172.google.com (mail-pf1-f172.google.com [209.85.210.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DFA7D2E1C7C; Mon, 8 Sep 2025 16:18:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.172 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757348293; cv=none; b=GksGt5TXuIGdJiExE6jTPPLC4oIyc2D2BVJ+fxyC2xhF32XHr6bAkyke7jGS87jrJWyZfURnmyIT6gRCJepj2HOgwk99Qt9wF7J6aBFAzErmT1+Uluji6NipKT9zUb8SV6Qp0HBQ32X/VveT2ObN4z35szWQf4IXCyLunUTz8ok= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757348293; c=relaxed/simple; bh=0NUSOA/yUnRvSka+F+erNHF8ID79XG6Md4Sp1zxz/MM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WhLkwBAYx+QimoIlXdC02Fy1r+v8P08RYHJgEXGPISnDi1mWJ9Ys21SuUbstKT2aApkyP7O0vViT65qoQIk5POqvDbD1ubTD68zEZ0ibrftYIokS90xxLhmzGayTvFf2t39Uagsbts8fxaURqf5jwwIwJ0+hU6kKNqJtYqgcyyQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=MiEBgeAR; arc=none smtp.client-ip=209.85.210.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="MiEBgeAR" Received: by mail-pf1-f172.google.com with SMTP id d2e1a72fcca58-76e6cbb991aso3929796b3a.1; Mon, 08 Sep 2025 09:18:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757348291; x=1757953091; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=1qtec3uyx3zEz0QpxQLk+squlnPusrmyWF7QQ2lWuOc=; b=MiEBgeARcD/8rceymSdt3zPWD/fvSjj3bCEbnHVzMpNsAjD9yTW6p7ScuLPK/gwMaT nTJrkjIE56VQCK0OaMa6mcuKL/AaDVJuima8O8B9Te31X9JGtoAq2zxQxoTgyJFY1Jnj V14wALi+JJFj4ebjJ4zlNuE4qhZeF55i+eoMZhnDz3SzoUd6JqPsyntCANOhJM7NgNNc /PxEabvyLg9dFr8uxV1u4dlvswwRCe+dOruHaSaY5//cvhAz0j36yp7cqBmS+bKLQgFw aGPQmPXJSz8U6aUu0QlYZectH9LS3Hh0Eog7s+dy/NZvX3e2/CDC7ElIfRbO2PDT/FEm EP0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757348291; x=1757953091; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=1qtec3uyx3zEz0QpxQLk+squlnPusrmyWF7QQ2lWuOc=; b=aPMOQFMHHkG6j+XuL2uq6mYtZL63eJX2KFzQlUc+vcHoFvAOYj/zmhGJYY9DWG7OBp /yo6ryyH8HuI8lt4VNEMSD/F3pLmEU2sCDLjKIwbL4cX6i4VeQ6tNL6osuiitUTaz4My lNS3OALM546kUVcc/p0g/nkhOZquWMKFyCzrrDeyJZaR6vn3//t3YjJ9Sxqf215FXqpx sVC8brwbVRhxM47Lybt2lmXl1ZF9Of+qGrIV9dB9vMorI1uSD4y+UZpC5sIeCl9Cf9Yk cHB+vhxnAY0Mh62P8kS3x8kN//EauvLZuQ50dcvrylGiA+eL8vLiWtF17WE+Q9x5LSD9 YbEA== X-Forwarded-Encrypted: i=1; AJvYcCUPKa+aRgOodihgMjd7gGp3GeHTLUN02Ww4tY33IPIl9arT8KhOFfzhBA2TZWJ3xwPTido20ImCa3xLWA==@vger.kernel.org, AJvYcCV+FA8T2BfnuaYwQezHZTN7f7+9BCvWwvMW8zo7p+dsK7g1956Naj0B+z8u9uncFZjJ9UwT5slYZKQq@vger.kernel.org, AJvYcCVxBT+3/qr+DXNYt6yjGj/Etyv8ISt4PM2JKTZzvr7DCjQ4wg/Q48ZgyOLU72TjnHxA+Ih+wn+60HzxFSn9@vger.kernel.org X-Gm-Message-State: AOJu0Yxtgm2oIvSfLFGaT4yEgMUoYS8CFc2/V7xnqcX5ZuAwz8qj1eCQ PmiNSKtrN9RKqIT5RmC5rHq4WNulGPOn7guukENSOhV7D47fkCYKfY9Z X-Gm-Gg: ASbGncsdFZpiPbihJ7ORkW1xlzJdBdWoCtVZHoRKjN8CKZxrlct6nyQvRhRy5JrdVkY XMYeNfJJC68Zv/3q3sPLLZU9lVgjxCs0J+uO3Ue3xDhqLj3OXCXVTeoPiAMZ6h+MIVGl9XnSMkA 6UEA19MZcnO6x8YDj1Dnd/f7U5IzjMXGdkBgBIpawE4VVjKm/z0C97kFrYaL7j322bS+48sQY+q H3I7cgMMBnET1oyQJGBCHASvRdvbDIcrzGFhWDpB7QJGyE0lNPtaIsFPwAJb3WueeUR9kNGkc7R lMAlRnXyZ7vM7DcjyphXZegmMQRNcgC9RivJSx1FUoBiGs5RfGRl8x1NGZbgm+vsbj0QKHXi0m3 g3TxnOVDhLoRVmBo9edO08o4Prl3irpbPwRUTCn5jum8iwkHE4rtkZQ== X-Google-Smtp-Source: AGHT+IEiQJIWMzjG8kO1ml+LQ8B0a1u6nIiZo+4kbDe84EdY9wxCBbj8j+s+Gurd/RLh4EqO7sOtow== X-Received: by 2002:a05:6a00:882:b0:772:4759:e433 with SMTP id d2e1a72fcca58-7742dd123eemr9937123b3a.2.1757348290796; Mon, 08 Sep 2025 09:18:10 -0700 (PDT) Received: from Black-Pearl.localdomain ([27.7.158.204]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-772608b1b5asm21319074b3a.46.2025.09.08.09.18.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Sep 2025 09:18:10 -0700 (PDT) From: Charan Pedumuru Date: Mon, 08 Sep 2025 16:17:13 +0000 Subject: [PATCH v2 2/2] dt-bindings: mmc: sdhci-omap: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250908-ti-sdhci-omap-v2-2-72927890482f@gmail.com> References: <20250908-ti-sdhci-omap-v2-0-72927890482f@gmail.com> In-Reply-To: <20250908-ti-sdhci-omap-v2-0-72927890482f@gmail.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Barker , Marc Murphy , Tony Lindgren , Kishon Vijay Abraham I Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.14.2 Convert TI OMAP SDHCI Controller binding to YAML format. Changes during Conversion: - Define new properties like "clock-frequency" and "pbias-supply" to resolve errors detected by DTB_CHECK. - Remove "ti,hwmods", "pinctrl-names" and "pinctrl-" from required as they are not necessary for all DTS files and the text binding is misleading. - Add missing strings like "default-rev11", "sdr12-rev11", "sdr25-rev11", "hs-rev11", "sdr25-rev11" and "sleep" to pinctrl-names string array. Signed-off-by: Charan Pedumuru --- .../devicetree/bindings/mmc/sdhci-omap.txt | 43 ------ .../devicetree/bindings/mmc/ti,omap2430-sdhci.yaml | 152 +++++++++++++++++= ++++ 2 files changed, 152 insertions(+), 43 deletions(-) diff --git a/Documentation/devicetree/bindings/mmc/sdhci-omap.txt b/Documen= tation/devicetree/bindings/mmc/sdhci-omap.txt deleted file mode 100644 index f91e341e6b36c410275e6f993dd08400be3fc1f8..000000000000000000000000000= 0000000000000 --- a/Documentation/devicetree/bindings/mmc/sdhci-omap.txt +++ /dev/null @@ -1,43 +0,0 @@ -* TI OMAP SDHCI Controller - -Refer to mmc.txt for standard MMC bindings. - -For UHS devices which require tuning, the device tree should have a "cpu_t= hermal" node which maps to the appropriate thermal zone. This is used to ge= t the temperature of the zone during tuning. - -Required properties: -- compatible: Should be "ti,omap2430-sdhci" for omap2430 controllers - Should be "ti,omap3-sdhci" for omap3 controllers - Should be "ti,omap4-sdhci" for omap4 and ti81 controllers - Should be "ti,omap5-sdhci" for omap5 controllers - Should be "ti,dra7-sdhci" for DRA7 and DRA72 controllers - Should be "ti,k2g-sdhci" for K2G - Should be "ti,am335-sdhci" for am335x controllers - Should be "ti,am437-sdhci" for am437x controllers -- ti,hwmods: Must be "mmc", is controller instance starting 1 - (Not required for K2G). -- pinctrl-names: Should be subset of "default", "hs", "sdr12", "sdr25", "s= dr50", - "ddr50-rev11", "sdr104-rev11", "ddr50", "sdr104", - "ddr_1_8v-rev11", "ddr_1_8v" or "ddr_3_3v", "hs200_1_8v-rev11", - "hs200_1_8v", -- pinctrl- : Pinctrl states as described in bindings/pinctrl/pinctrl-bi= ndings.txt - -Optional properties: -- dmas: List of DMA specifiers with the controller specific format as des= cribed - in the generic DMA client binding. A tx and rx specifier is required. -- dma-names: List of DMA request names. These strings correspond 1:1 with = the - DMA specifiers listed in dmas. The string naming is to be "tx" - and "rx" for TX and RX DMA requests, respectively. - -Deprecated properties: -- ti,non-removable: Compatible with the generic non-removable property - -Example: - mmc1: mmc@4809c000 { - compatible =3D "ti,dra7-sdhci"; - reg =3D <0x4809c000 0x400>; - ti,hwmods =3D "mmc1"; - bus-width =3D <4>; - vmmc-supply =3D <&vmmc>; /* phandle to regulator node */ - dmas =3D <&sdma 61 &sdma 62>; - dma-names =3D "tx", "rx"; - }; diff --git a/Documentation/devicetree/bindings/mmc/ti,omap2430-sdhci.yaml b= /Documentation/devicetree/bindings/mmc/ti,omap2430-sdhci.yaml new file mode 100644 index 0000000000000000000000000000000000000000..2c8be3b0986755579e0f4d3f365= 54f378af914d3 --- /dev/null +++ b/Documentation/devicetree/bindings/mmc/ti,omap2430-sdhci.yaml @@ -0,0 +1,152 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mmc/ti,omap2430-sdhci.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI OMAP SDHCI Controller + +maintainers: + - Kishon Vijay Abraham I + +description: + For UHS devices which require tuning, the device tree should have a + cpu_thermal node which maps to the appropriate thermal zone. This + is used to get the temperature of the zone during tuning. + +allOf: + - $ref: sdhci-common.yaml# + +properties: + compatible: + enum: + - ti,omap2430-sdhci + - ti,omap3-sdhci + - ti,omap4-sdhci + - ti,omap5-sdhci + - ti,dra7-sdhci + - ti,k2g-sdhci + - ti,am335-sdhci + - ti,am437-sdhci + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + pinctrl-names: + $ref: /schemas/types.yaml#/definitions/string-array + minItems: 1 + maxItems: 19 + items: + enum: + - default + - default-rev11 + - hs + - sdr12 + - sdr12-rev11 + - sdr25 + - sdr25-rev11 + - sdr50 + - ddr50-rev11 + - sdr104-rev11 + - ddr50 + - sdr104 + - ddr_1_8v-rev11 + - ddr_1_8v + - ddr_3_3v + - hs-rev11 + - hs200_1_8v-rev11 + - hs200_1_8v + - sleep + + pinctrl-0: + maxItems: 1 + + pinctrl-1: + maxItems: 1 + + pinctrl-2: + maxItems: 1 + + pinctrl-3: + maxItems: 1 + + pinctrl-4: + maxItems: 1 + + pinctrl-5: + maxItems: 1 + + pinctrl-6: + maxItems: 1 + + pinctrl-7: + maxItems: 1 + + pinctrl-8: + maxItems: 1 + + dmas: + maxItems: 2 + + dma-names: + items: + - const: tx + - const: rx + + ti,hwmods: + $ref: /schemas/types.yaml#/definitions/string + description: + This field is used to fetch the information such as + address range, irq lines, dma lines, interconnect, PRCM register, + clock domain, input clocks associated with MMC. + pattern: "^mmc[0-9]+$" + + pbias-supply: + description: + It is used to specify the voltage regulator that provides the bias + voltage for certain analog or I/O pads. + + ti,non-removable: + description: + It indicates that a component is not meant to be easily removed or + replaced by the user, such as an embedded battery or a non-removable + storage slot like eMMC. + type: boolean + deprecated: true + + vmmmc-supply: + description: + It is used to specify the power supply (regulator) for the MMC/SD ca= rd's + main operating voltage (VCC/VDD). + + clock-frequency: + $ref: /schemas/types.yaml#/definitions/uint32 + description: + It represents the speed at which a clock signal associated with a de= vice + or bus operates, measured in Hertz (Hz). This value is crucial for c= onfiguring + hardware components that require a specific clock speed. + +required: + - compatible + - reg + - interrupts + +unevaluatedProperties: false + +examples: + - | + #include + mmc@4809c000 { + compatible =3D "ti,omap2430-sdhci"; + reg =3D <0x4809c000 0x400>; + interrupts =3D ; + ti,hwmods =3D "mmc1"; + bus-width =3D <4>; + vmmc-supply =3D <&vmmc>; /* phandle to regulator node */ + dmas =3D <&sdma 61>, <&sdma 62>; + dma-names =3D "tx", "rx"; + }; +... --=20 2.51.0