From nobody Fri Oct 3 03:22:09 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4A6902F60B2 for ; Mon, 8 Sep 2025 08:20:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757319652; cv=none; b=fGvUxdSn5SfOCMY6QTO2hLAauWGggxikgARA4PuEd7vcxWHdp+d58CbIxuSMGMikPbpuVNqvpdtal9Sys5DHyvQ4W04AcICoUZQX+sSRoqkQqIIMocqMWrLCcOkdR7+UJOvr4NhFT9S8FKLk+3dtob8RTXqBM8BK1DBwN8KJNSg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757319652; c=relaxed/simple; bh=fDkqRvGyaFinSWWq2t1lwFf0RsUH7vJwveAVvT94bTA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=br4CrUhNUTVNHJXVsGXJq85WqPLnplpc0NyU/4NUtYLCjjrxSgG7CRaSkBrMCX0OXcUr0rM6ZqMnTTXD3N1CTUe0Z97Vjm4kUVRqWKuMqGYXxsArf4fOEzRC/npBjH5qAvB3fzwGD5i+E7a3g9oJo3lBOi0S+Fb0nbCzjCT3Rd8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Vh7gX1uH; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Vh7gX1uH" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5883lUTl013569 for ; Mon, 8 Sep 2025 08:20:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= xas60C8ijwiTmwJqhI40fQNiOoeLXxnVG1r0X3sdz6I=; b=Vh7gX1uHGHsRkzn1 b/Ol4/6CO7pV5Hk1TR0+oZSxzugDzOxfMw34vo7LfGV8Bf5ahQYgn/K6SO47K2t/ hVeJ0C6qeuQzqHyjX5YiiWtPHs62dh7Ehit+ziitdajP05F1uG2D7wK2itSkMQmF rbzvMyczqICbEwIBjNcRMPptOYVlmxuQ8fwdSGi+0wTmE89wlyIujLw9ia+4jyEd DrrlU5E7PIxGMjRuRtvH9V21tHtwBTOXyeqqnzxuAHfOTCcHtWYgGMu02+befD6U BwmZcYdUaGb9cCscW1/HtdCteRYlBbxb9Ydc0461DqBCkD053oJI91WFp9MBvMqp QAMs2Q== Received: from mail-pg1-f199.google.com (mail-pg1-f199.google.com [209.85.215.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 491qhdrmmf-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 08 Sep 2025 08:20:46 +0000 (GMT) Received: by mail-pg1-f199.google.com with SMTP id 41be03b00d2f7-b471737e673so6608644a12.1 for ; Mon, 08 Sep 2025 01:20:46 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757319645; x=1757924445; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=xas60C8ijwiTmwJqhI40fQNiOoeLXxnVG1r0X3sdz6I=; b=H1CH5Yx0iWORksHGNCo7GgsByXEguMe6fJVqsj4OXILvBHgRtQzNHG3/YNh70CeNuB Di2FDAp4qkJkhls6yMvKwWzfiyr+c/PSjurq73ixes9pT0HJ5PxVzE+nNQpRpMp4oGfn hH7OH5KKp+L64NMZHn6F7taALC9lKvdnF7uOnvekO468CHDYvSrcI9//HzjHJImWU1dP Sf/NbJwd9S5WqInTpFfglw4KbAc/Rhw7PwBAVrncuGc91s+jhMgfNu2mIoJQRb8yHwgX lM9TUsUKkjHLcB1igK7jzuJ8IAryKuq2Dxz1AuVSzqHBvIJz/j+YcgN7dC95YqOhaTb7 OKnA== X-Forwarded-Encrypted: i=1; AJvYcCVLMNUYO1VuOey00G5mM539QkgV+zuGRhJTaqX4RPb/I+qTO9LMEBxBLcSGa3ZX5BXyX1Xj8+UPrAXxpEk=@vger.kernel.org X-Gm-Message-State: AOJu0YzDrQbJR4wGOiuKJ0JynOByMJl9bW61dlVNH3T2KHzmouJvcQZc wWLhaM2JRqVdihlHjoQhbVkJoD0EDlnMHW7qHrWZr2rKA6atL5k76j2EAIB+8/xIHfy59GlcQfd L9/oJEXrVNsHQ9+BUg90zXu9eSpi8E2AN1PXDIlsSB7w9nRTDSGLkjp1jH3KIYe/DGUA= X-Gm-Gg: ASbGnctNbt3kKLkxMIXOqfO1OSkXejWMha/q0pwXFYDm0pynhGeLhlazbluu60mfPAr cK6f/9GU1bxEU2XjyWY6CmO+rg0Ar5vT60L2PnDTzLnXPTL9b9cCJGGxkHjtyyBebTXdyS56leh adjw/cYTI3AyiQUV72Ta2X+8WmGp5qBiCH41grebJs46zbvIWvCu+2vdObooaBuUcGmKZsqjb3E zpCl0ZMxoTJf5jVuJL05LGACZaREIx84OvT+Wyc5eNgG7jZ5I5UWfer8qh46dzs7WwaV8F5FDdh wJKmKC9hLdOOo88ZB6CVZFCwNEZdu/1dqwjcbbAKkhdpuf9jaqaKmL2Ks4MZlRBsZAz3 X-Received: by 2002:a17:902:ce89:b0:24d:4d8b:a17 with SMTP id d9443c01a7336-25173ea168amr120337625ad.56.1757319645137; Mon, 08 Sep 2025 01:20:45 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHyrJ64S6TkX/uqN7sX7Hlo6iMbu/p9cB2j6aaDfYSffA3N9GPGAMWvlK+OfaMiJADqjo9qoQ== X-Received: by 2002:a17:902:ce89:b0:24d:4d8b:a17 with SMTP id d9443c01a7336-25173ea168amr120337245ad.56.1757319644571; Mon, 08 Sep 2025 01:20:44 -0700 (PDT) Received: from hu-wasimn-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-24ccfc7f988sm104852845ad.144.2025.09.08.01.20.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Sep 2025 01:20:44 -0700 (PDT) From: Wasim Nazir Date: Mon, 08 Sep 2025 13:49:57 +0530 Subject: [PATCH v4 07/14] arm64: dts: qcom: lemans-evk: Enable PCIe support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250908-lemans-evk-bu-v4-7-5c319c696a7d@oss.qualcomm.com> References: <20250908-lemans-evk-bu-v4-0-5c319c696a7d@oss.qualcomm.com> In-Reply-To: <20250908-lemans-evk-bu-v4-0-5c319c696a7d@oss.qualcomm.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Richard Cochran , Bartosz Golaszewski Cc: kernel@oss.qualcomm.com, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, netdev@vger.kernel.org, linux-i2c@vger.kernel.org, Sushrut Shree Trivedi , Wasim Nazir X-Mailer: b4 0.15-dev-e44bb X-Developer-Signature: v=1; a=ed25519-sha256; t=1757319602; l=2445; i=wasim.nazir@oss.qualcomm.com; s=20250807; h=from:subject:message-id; bh=AqtBG6UZAsfussB7MJK1QEtygnY7f30ULmObk2D0omU=; b=FraxAZzQHKYtGQJWuV+0g3smavzDaC8lFKGIFeDPv2fY/3rrs6srhIoM1kyTbGtBsYOs8XIrN xo9s9J/ky8YAkwz3lW9YUhfXSAdsuXNYufD7/Fr+xIv0g0smu0dMisZ X-Developer-Key: i=wasim.nazir@oss.qualcomm.com; a=ed25519; pk=4ymqwKogZUOQnbcvSUHyO19kcEVTLEk3Qc4u795hiZM= X-Proofpoint-GUID: -8pgOimReek_HGbS76xZ01WHl4GBhKUT X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwOTA4MDAzNCBTYWx0ZWRfX1I43NytSmYqK NFL1nbB1VxXaQXicVFVT97fI085QMJvW0xC4zGEXlGfqaGiKzqFYVE4RJxzbFPXeNd9LmymkZWi Hnj0PCaDyQlW87bRRuu4BG46LkrtdC7CY/dU1c8SX796U9wHd7IXcmA7fpJ0hb68V/sQEc/KGyd wPT2PjMDGJvAt9wdMonVehOPXuyOnW6uDqQIChrvmI99eO1aPqM/Zb+kprDhotqZ/eMFfSwHJoG kJBIfi6jHl9hoAiwzLDUH+hjcD7WcJwlgrfv9ySEilGj0Nb7TrbU8F6RpvRUI5X7Wr1PVlh0xTn pikCGdpUO6g3n6ma54Bud3OFp9Bx4JVAKetV8gZmehuMN1oNJXo1qoK2L5T/8oDfJLoMCJYlsGm Muzmpjsl X-Authority-Analysis: v=2.4 cv=YOCfyQGx c=1 sm=1 tr=0 ts=68be91de cx=c_pps a=Oh5Dbbf/trHjhBongsHeRQ==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=RIgN3AgQjrtB0c6oJ0UA:9 a=QEXdDO2ut3YA:10 a=_Vgx9l1VpLgwpw_dHYaR:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: -8pgOimReek_HGbS76xZ01WHl4GBhKUT X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-08_02,2025-09-08_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 clxscore=1015 adultscore=0 impostorscore=0 suspectscore=0 priorityscore=1501 spamscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2509080034 From: Sushrut Shree Trivedi Enable PCIe0 and PCIe1 along with the respective phy-nodes. PCIe0 is routed to an m.2 E key connector on the mainboard for wifi attaches while PCIe1 routes to a standard PCIe x4 expansion slot. Signed-off-by: Sushrut Shree Trivedi Signed-off-by: Wasim Nazir --- arch/arm64/boot/dts/qcom/lemans-evk.dts | 82 +++++++++++++++++++++++++++++= ++++ 1 file changed, 82 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans-evk.dts b/arch/arm64/boot/dts/= qcom/lemans-evk.dts index 30c3e5bead07..17ba3ee99494 100644 --- a/arch/arm64/boot/dts/qcom/lemans-evk.dts +++ b/arch/arm64/boot/dts/qcom/lemans-evk.dts @@ -379,6 +379,40 @@ &mdss0_dp1_phy { status =3D "okay"; }; =20 +&pcie0 { + perst-gpios =3D <&tlmm 2 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 0 GPIO_ACTIVE_HIGH>; + + pinctrl-0 =3D <&pcie0_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie0_phy { + vdda-phy-supply =3D <&vreg_l5a>; + vdda-pll-supply =3D <&vreg_l1c>; + + status =3D "okay"; +}; + +&pcie1 { + perst-gpios =3D <&tlmm 4 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 5 GPIO_ACTIVE_HIGH>; + + pinctrl-0 =3D <&pcie1_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie1_phy { + vdda-phy-supply =3D <&vreg_l5a>; + vdda-pll-supply =3D <&vreg_l1c>; + + status =3D "okay"; +}; + &qupv3_id_0 { status =3D "okay"; }; @@ -395,6 +429,54 @@ &sleep_clk { clock-frequency =3D <32768>; }; =20 +&tlmm { + pcie0_default_state: pcie0-default-state { + clkreq-pins { + pins =3D "gpio1"; + function =3D "pcie0_clkreq"; + drive-strength =3D <2>; + bias-pull-up; + }; + + perst-pins { + pins =3D "gpio2"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + wake-pins { + pins =3D "gpio0"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + }; + + pcie1_default_state: pcie1-default-state { + clkreq-pins { + pins =3D "gpio3"; + function =3D "pcie1_clkreq"; + drive-strength =3D <2>; + bias-pull-up; + }; + + perst-pins { + pins =3D "gpio4"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + wake-pins { + pins =3D "gpio5"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + }; +}; + &uart10 { compatible =3D "qcom,geni-debug-uart"; pinctrl-0 =3D <&qup_uart10_default>; --=20 2.51.0