From nobody Tue Sep 9 16:24:36 2025 Received: from mail-lf1-f53.google.com (mail-lf1-f53.google.com [209.85.167.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 99E2C29993F; Sat, 6 Sep 2025 13:17:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757164639; cv=none; b=d9rur795OBB4xzAK36SJQl+AAxZ+1jr5/jfiR/XV75W73iKQNAQpnUq5T/EDU2W5T3RBaVrS9rSftoED/ZZBBgAgIxscjEIOY784/9ks3SFWoYPvZzJYcEsdA2DbWfGI2m7lNO2JMFM/sRmCcyfLZqEjhVQ67ONoVjuyUVqH2oI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757164639; c=relaxed/simple; bh=nFysZDUNTfkbtQ+eeQTi0QE5j4+FKORi9srgfd/24sQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jQPkzZ+GOr0Zzga7JSFc45Pc7JM4YPOXzddlknUGZeHwc5795Va8wVb2UmA+D+l9UAeGuUsE6O/Ju9mP5oq17iB0dhQKaeDaxoOfMyoVDA6ObSfIumf+MuK0T1QnFtATqjrmTs+O5yy5l065c5rzO53zRG1I53733OmV79DNvuk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Epy5knxf; arc=none smtp.client-ip=209.85.167.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Epy5knxf" Received: by mail-lf1-f53.google.com with SMTP id 2adb3069b0e04-5607c2f1598so3119994e87.3; Sat, 06 Sep 2025 06:17:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757164636; x=1757769436; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4wpKL/VW2mP4lPVTNMBZP3xn93sk8skKfMbrLSoiJVc=; b=Epy5knxfb7eA1wLSkHrUjEg12mHJrAkHgopJbcARjKzuP+6gyrJUg2eUR/3NnHr7vu 0j3p1qriz82Ph4aZJjw2pq0Tg7cM480l/gSwfvWwrVwt7oagSqAOWUcmRb9ITY4PrmVM LiEszp/O0//bhWyv11K1kLyzEnZMqmUtqvuaJ09rUhGhvvzvW26wyN9xq04CwImUJ3XO gqdQQXnPQ9Sabd3NpMAEHgUIU9wSSsSyOtCnTDL6wxXGA/22OOW/LHjQqRVwqaridOcx bfKO2sWnzEkA1mlbXnLcqnX2DoWLP0D+/oMtmWa24YCTLVLcHw7SwOdxKBBhqqootsfu gTXA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757164636; x=1757769436; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4wpKL/VW2mP4lPVTNMBZP3xn93sk8skKfMbrLSoiJVc=; b=dRtyCh1bVBuvqyeJKznQB6RbTWbWk33yy2qyacQ2vocgaloHTJb/nWk9PSpZzFPebQ swJj2NJuEg3qrwSnLLyWxNFVD3yjV20O2F+ot4Xk3a/gfjdswZAt9i4KHT7BW3sULNHF 2iC6Lzwoduk4i98w5rXSIOfz8zQzVDI88e2vZ4HtS3TXMJTd5Kp0VoYpoV5Cf26rz0hu iowUc960Gyt1fa90bVV5GOGxI6mlhTM4OGsyYOMjln/Nr0L+Wtk5ZlBc8jiRxE0FHZMv NeuYHIaOMSueMNA2q/3ICI5gXV7nyAn9rkrjhcKsschy0oLI7Sz+o4zIGWaCkMLgz3dz bD/g== X-Forwarded-Encrypted: i=1; AJvYcCVjfCRxJckHuLrnJBavrh8Q5Qexg6HJLh6n7i3/i/++cORL6DIhUNLZAq7j9hTRaviNXgVaKvJQetI=@vger.kernel.org, AJvYcCWegUNheCdwNTse1FsQpXqyOzhofyM3XSRWOLBElxlurlLRb/Rqdl8eEK1iYvPntP4w+ritqcnJPbR8GsTR@vger.kernel.org, AJvYcCXusqVOtdKdfUwkpXJswYD+5RAdGCncN+q9OsVVGpSCo9EMjvREvfmvjreVF/2kxO3Kw1uDN0JutEoEWIQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzFm9ul9rxf1l0lGQsRoUcGj5II39vV4m62slZr2JsRqepZlT6C gb0DUMT/1mjLWcdoMx/oHqlKI7MLMPprLusus7u84l3YYmz9gIJ/JDjI X-Gm-Gg: ASbGncuinJXMJhGQUez1T0OjL3nA7tG3hJuDt64yVOEjz6fDgeyRdtFDjgDJWnK1JPJ n9Evx6xYqXnL4IBnb62s0b7i34jQX61kgtO1haqTA4+ocFZlaYn56zC7MeQHVIKM6hmGKZaw6IY 5zfuSeVxu+pCF5am1aiSblCfe00szP61ZxMCUB5bfJfm2Md+nKnGkOJhsUWYI5GHj0gEnicNKba TWcfC2vZUl31uK9z/iwASxATKMXI8jTZmISmSu3zitOHsiIKRa14hsAgOMdXIFXFPX2SgZ8TcnW A1d4ATz5xRqWOMdVSed1hJVVzj0xH3tk5miLvO3O1pr8UAielF5pmR2Jvq9LU5Dd9mMvMXXI0HE nDUauIFqeXK8+fqN2q9Z1YLbBRTD37r7qJ8Q= X-Google-Smtp-Source: AGHT+IF4vcK+yMCzXEsm/lgvHaUClNHtNWTSnCt3HxCxB3oDHp+2TiZa9QXeqNeqFvnHYqhQnPQXSw== X-Received: by 2002:a05:6512:ea0:b0:55f:4b12:755b with SMTP id 2adb3069b0e04-5625f53609amr549635e87.20.1757164635374; Sat, 06 Sep 2025 06:17:15 -0700 (PDT) Received: from xeon.. ([188.163.112.70]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5608ad44f8fsm2312647e87.137.2025.09.06.06.17.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 06 Sep 2025 06:17:15 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , David Airlie , Simona Vetter , Svyatoslav Ryhel , Dmitry Osipenko , Charan Pedumuru Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, dri-devel@lists.freedesktop.org Subject: [PATCH v2 1/4] clk: tegra20: reparent dsi clock to pll_d_out0 Date: Sat, 6 Sep 2025 16:16:52 +0300 Message-ID: <20250906131655.239340-2-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250906131655.239340-1-clamor95@gmail.com> References: <20250906131655.239340-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Reparent DSI clock to PLLD_OUT0 instead of directly descend from PLLD. Signed-off-by: Svyatoslav Ryhel --- drivers/clk/tegra/clk-tegra20.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/clk/tegra/clk-tegra20.c b/drivers/clk/tegra/clk-tegra2= 0.c index bf9a9f8ddf62..9160f27a6cf0 100644 --- a/drivers/clk/tegra/clk-tegra20.c +++ b/drivers/clk/tegra/clk-tegra20.c @@ -801,9 +801,9 @@ static void __init tegra20_periph_clk_init(void) clks[TEGRA20_CLK_MC] =3D clk; =20 /* dsi */ - clk =3D tegra_clk_register_periph_gate("dsi", "pll_d", 0, clk_base, 0, - 48, periph_clk_enb_refcnt); - clk_register_clkdev(clk, NULL, "dsi"); + clk =3D tegra_clk_register_periph_gate("dsi", "pll_d_out0", 0, + clk_base, 0, TEGRA20_CLK_DSI, + periph_clk_enb_refcnt); clks[TEGRA20_CLK_DSI] =3D clk; =20 /* csus */ --=20 2.48.1 From nobody Tue Sep 9 16:24:36 2025 Received: from mail-lf1-f48.google.com (mail-lf1-f48.google.com [209.85.167.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CACCC2F0C44; Sat, 6 Sep 2025 13:17:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757164640; cv=none; b=esMtIobQo5D4fjOWENKTV+/6MFWh3Aq20hYtxYO7Sd9Y2csl2lEEcxugkh0gcMyjrWOZWBtanw2vbgJidtF60H6Es+wCeRjhmMyAiQd5b11rCqhe4u2XlJ7plKWMR2laqbqIHh0bd7lc+W17nOL/6VM3yZ7RW0m22KD/v2KxAsI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757164640; c=relaxed/simple; bh=YvGQg0thiYAJim0fiKMQbCpji4LJk7ivjKm2DBhO1ss=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Vjb683qPjb2frtLqkIXcpZUpFfzpmTFzcoIczWzpZADe4UZ5PknraL6S9Plht1uSPHHUqisfHJmricDRoQT4g2gWSnUpnbmaum4IHL4A4jorLHnvHZanyVUdzrtDQDcJM8GRNSHYYzvEBzMi9bKeczHwH1euCmWSlvAPc0KCreo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SLbWLIOu; arc=none smtp.client-ip=209.85.167.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SLbWLIOu" Received: by mail-lf1-f48.google.com with SMTP id 2adb3069b0e04-55f6b0049fbso3400407e87.0; Sat, 06 Sep 2025 06:17:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757164637; x=1757769437; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Cwcex3lGNThFvVtHDavDxMhxsou2FIVI5X6A3gfDqZg=; b=SLbWLIOubQAbNFTKd92esFtZ1t02xREYC0T6tpU+cou9SpwU1FLe64RndfE6jnxSPu MSCbCr/nPkdpERyc/zYzx+j+tJY6DK3XcXSJt05pQRWwbOxoJgI8k0DASL0ky+lGpgEY 7tCLjRFnuiP+5rJAGhOvJ8Al/hNSPyxzYv0TAaafEj1SUB25McOAb03V2bwAW4z15X1a hjg8X3vFt6LrnwtyDHjtuADtwXCnfn2P3YbH2sXUZ0h9RO+skArXqxpqeO8DKzlTDK5B tneI/rC7VArxWa7QgGVWhC0dVpNQt9DCRQnF+p9+pscTdOUTzjVERadXAqRbp8Bpf81K TnfA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757164637; x=1757769437; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Cwcex3lGNThFvVtHDavDxMhxsou2FIVI5X6A3gfDqZg=; b=d2lE/deDOvARAgBjJXiFhHuM0cQLGQRSmw+hm8h1ih/ch3bCbwEWmhEKgTBXmEYJ01 Gf/Rayqj56zF3v0lB589ou1GMJTjag6/SMtmbu/k8UKB7PI2g8alcB/BtqZ/g4tz3oO3 mOmO2Cvf9wE4NDPsgmkdat7JgshD76OcKkny0r5er3Ipg6MZu2ttdUsduw4ueCRzYBlO 7/RDXQDdWciLGE/v3UK0Hosmyh9z0V9jtbWZ0XyZyFEjYvQqY9P31Hi5KfxUGun28vV+ N9Z27cbCL/6YqxDcl1uDTt4AaJ1tndBDJft4yzItprAkhLRcZ2xKX1yW07RDMNoG+/1h aekg== X-Forwarded-Encrypted: i=1; AJvYcCWipXCjfZvACfCxpo7+skZ+gZtG79Q7zLaTeSYWDTqZqp01RQ4SVkbfF1Q8gzGQcLv+EAO8y2iy+by2bx+u@vger.kernel.org, AJvYcCXcPGilsNOwquJEMwhbsfPCc4TvoCqpz+V3y9eMXck9GgIMsAoEP9/mDb52NmoqxLA5PdCYl/4P0g3u65k=@vger.kernel.org, AJvYcCXmdVXYEv4GzPlmV3o4BZQnaJ0ilowW/TW4EGmDSZO4TppJK1crFkbFLx0aZy5msIAvx52IuFx6wjg=@vger.kernel.org X-Gm-Message-State: AOJu0YwNHpBc/aMTFQZDNDMRtiW7Q7HKJ7d8K+XlOV6iK0CZK1qlk7GA 7KKjfL7Ktxlg0BRK1UiMk9QGCttnU+323cC9MVSy7WFPv0OYF+0DE1Wh X-Gm-Gg: ASbGncsJjcHNAa2WpYK2WMe9L6/x3BlF58CW5OCX5Koh3VKAaZCPLvWpsskW18pE5Xl 0TpfSpc2l/mooTHuhD/ZFJHpfEZoyjayBMAiAI5EmG7YYC0Dep6ReAYYt6Xljp9LAd7tKgXKzLc yvp051vOmkjjDJRc2xGidCCFI3XJ5aGREgE88tO80lbRblptdudWE1HiofYHsb1GmHBG4WLSQOx Hp9plq3TsYJ4/FoGJWWFpoeGUhdXDAhlpHXbIDWLRcCxTbUm6ahZru4wW724o0jsSQKsEug1KND RPVTVxnmY9PtCcd5ML+1IqxYH73a2gYeWzFcIquGtCY1nAV4bjw1peoQf2RzO4DBBNE11Wu/pEy 2zWzV6FLHKOKx6A== X-Google-Smtp-Source: AGHT+IHaBWtUTN4oNt10o28YH9lKMsefOT21qBqek24oDY599RFNNoiDQYJiZcamp5R2jY4qvM95jw== X-Received: by 2002:a05:6512:6404:b0:55f:44b8:1ed5 with SMTP id 2adb3069b0e04-56262e1b19emr508168e87.39.1757164636617; Sat, 06 Sep 2025 06:17:16 -0700 (PDT) Received: from xeon.. ([188.163.112.70]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5608ad44f8fsm2312647e87.137.2025.09.06.06.17.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 06 Sep 2025 06:17:16 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , David Airlie , Simona Vetter , Svyatoslav Ryhel , Dmitry Osipenko , Charan Pedumuru Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, dri-devel@lists.freedesktop.org Subject: [PATCH v2 2/4] gpu/drm: tegra: dsi: move prepare function at the top of encoder enable Date: Sat, 6 Sep 2025 16:16:53 +0300 Message-ID: <20250906131655.239340-3-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250906131655.239340-1-clamor95@gmail.com> References: <20250906131655.239340-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The tegra_dsi_prepare function performs hardware setup and should be called before any register readings or there will be a risk of device hangup on register access. To avoid this situation, tegra_dsi_prepare must be called at the beginning of tegra_dsi_encoder_enable. Signed-off-by: Svyatoslav Ryhel --- drivers/gpu/drm/tegra/dsi.c | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/drivers/gpu/drm/tegra/dsi.c b/drivers/gpu/drm/tegra/dsi.c index 278bf2c85524..8e80c7efe8b4 100644 --- a/drivers/gpu/drm/tegra/dsi.c +++ b/drivers/gpu/drm/tegra/dsi.c @@ -914,6 +914,12 @@ static void tegra_dsi_encoder_enable(struct drm_encode= r *encoder) u32 value; int err; =20 + err =3D tegra_dsi_prepare(dsi); + if (err < 0) { + dev_err(dsi->dev, "failed to prepare: %d\n", err); + return; + } + /* If the bootloader enabled DSI it needs to be disabled * in order for the panel initialization commands to be * properly sent. @@ -923,12 +929,6 @@ static void tegra_dsi_encoder_enable(struct drm_encode= r *encoder) if (value & DSI_POWER_CONTROL_ENABLE) tegra_dsi_disable(dsi); =20 - err =3D tegra_dsi_prepare(dsi); - if (err < 0) { - dev_err(dsi->dev, "failed to prepare: %d\n", err); - return; - } - state =3D tegra_dsi_get_state(dsi); =20 tegra_dsi_set_timeout(dsi, state->bclk, state->vrefresh); --=20 2.48.1 From nobody Tue Sep 9 16:24:36 2025 Received: from mail-lf1-f51.google.com (mail-lf1-f51.google.com [209.85.167.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 326122F1FF4; Sat, 6 Sep 2025 13:17:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757164642; cv=none; b=nNSJY0U3E6JYw6ALmm/gkvH8EIlvoXfPQdl9Yyqsm+N1pbkxsQhd3uXEjSOl2zwpxjEYUumWO+kaKdjFHcgcddqi+eKc8JMWmS32DmVykpAgcdka0Dl2qBygmOE9ougLg48vZ1hNrS2Wk10dxN/XQyq9ELbQrRxjOTClAja4hTM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757164642; c=relaxed/simple; bh=7MhN37ZrjcndwEVK0UG8bIaOv/sX3fYUDn7Msl1T6HE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qc5rIOuBNV8qC8fQHEC+whIA0a9dV7mVOM3ks+/NINYsdOjLurKL6u02oMQfisnKqaaB1J5TMRrGHywfO6/iGU6FHRvgxcflQtkkCqcr91iRf0q6S4KBANdHkAUnvFhONyAbaI1PCau70/IY3FBpikcjm2Fy/IZCxReIpuSdpms= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=iRxXT/ui; arc=none smtp.client-ip=209.85.167.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="iRxXT/ui" Received: by mail-lf1-f51.google.com with SMTP id 2adb3069b0e04-5607a240c75so3055187e87.2; Sat, 06 Sep 2025 06:17:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757164638; x=1757769438; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=SrokhqA6GJ5qHaATPIZtdAEmnKVCv3ZhPjrr90tfwBE=; b=iRxXT/ui61PIagPtbJtxPAH09kfgYIQJqFqgdkSwCSznb3bDRE+QCjQn0CVLuDhVgx HDdy8RNLzJCVeBMXrf58RGeklMzy15N5KjkKX6AkX0nAjAUbpdFYZKnYpYJ5KMszniTd bTxb4+gHysJvk6plmpUQMABFL4iSD8JzwEyOosP2ODlSjZD/DmwiH05IrYSO70dKeoTH T176A7bvyCr7IH6DMJi4h2V3KQ/poJ/i9zk7RnZQO/WsAd6gruxYBEapIRovVr1EYG5m tM87gWs5fvvS48AlSC+263zV4kDKiWephMKbcHOqebAmWRQIKsZMlDjtES8wgQGDOekD hVoQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757164638; x=1757769438; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=SrokhqA6GJ5qHaATPIZtdAEmnKVCv3ZhPjrr90tfwBE=; b=KUObR2uzt2YG3zt08FRgUL8EUrx9OkTTtlTRDbNylW6bgUlSYIEn8B1wXQfGI6xrWe nS8ZuDUP4F5SdT412a8AYuStYZ0Bel1sXRQVP1DK802WbdP+Jtw9N3bMl3hz1LqLQ12F xe0Oc1YQ65Xf1riWoU4wld25hNnFcS2nH6WcLstDnblwy9rEpxFpoEaFwergo3jN4tzH Z9hvYVfQB1kyEb9WKwMul+PPr5AUdGBoGqtQ68S7w9RWzDM/AfKhWeJ2Qyb+qopwdhhu S3vLo7pObOJCw8PKGRGILHvPzvRW6oIPDfWagomXqdyhHBUO7Z1kKAihEDXLNawfw1mF f1cg== X-Forwarded-Encrypted: i=1; AJvYcCUuLcJMeJwufpxKSNV+RYQhzsF5/okM5t6sGoo3pupuen4k3DvMv+k5qSblBEsJ8FGB5u858ahXY5Y/Rb8=@vger.kernel.org, AJvYcCVqxziMPIvKt3j9ULLLKh/jE7ijLv3b+HY7MvNL412RIlFLkE2ul5gRKL8ol2VinG9mJv0tkOI5bEk=@vger.kernel.org, AJvYcCWt7c1sFb4PrxiGIhko1g2ejkIn4K9vRGQZ+4T7gXR1gCQPK+MffrcqPWSu1Mtae04mucKBt9vEoG0kwVGa@vger.kernel.org X-Gm-Message-State: AOJu0YwhPWYXw1eY+TAvfm7PVt1ERqKigsYVC29TRbysEnmPiACOepV3 6+hs2CtDswUm9bu6Jb5kuq/wqNztwNUmw/QaNDJO3jdlGp+PQOWVRKL6 X-Gm-Gg: ASbGncs9ZXFzMj4JAn5DqF29YsP2vXqiVTrSRkIxMzN52Ma6+TFFpEYy9ecCrXkLTOl egHOiCyLi+mr0DpWE4i5p7rrrGdn6pfPK0/krebqB+ThMlp8XtwzEW269v5YS2Cn1glSj2bE8mG s7Qhre+3KPisNWsJW0elp0EZVE0hg2oV/Tshf+iqorHFjl3GZ1MTdAJi3ij4F4FxqjRyI6PH0H6 Nk1LT2aMun2kPIa0eTm6S/B0Ea0Jtszr6WhsaoDArvDEPp6X+OxNZc5vXjPCF3merBGSYqnC8Fx Dhza3ocwvu95onDJTPWYpmO9BWZX9Al1BNx/RNLGyI0Cr0pBmZIVNsg9gwkeqYrqi5qFlqVOoPN PGoTFHysA37T2dQ== X-Google-Smtp-Source: AGHT+IHuGyverWPNj4Hu1YTQ/zo56Y1If/zSPVQaOxTnkb+VtXRvZTBbgrkuQRhGTZMWyOH4OfOAkw== X-Received: by 2002:a05:6512:3daa:b0:560:89e3:2a0 with SMTP id 2adb3069b0e04-5625f536171mr604044e87.11.1757164638112; Sat, 06 Sep 2025 06:17:18 -0700 (PDT) Received: from xeon.. ([188.163.112.70]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5608ad44f8fsm2312647e87.137.2025.09.06.06.17.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 06 Sep 2025 06:17:17 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , David Airlie , Simona Vetter , Svyatoslav Ryhel , Dmitry Osipenko , Charan Pedumuru Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, dri-devel@lists.freedesktop.org Subject: [PATCH v2 3/4] gpu/drm: tegra: dsi: add support for Tegra20/Tegra30 Date: Sat, 6 Sep 2025 16:16:54 +0300 Message-ID: <20250906131655.239340-4-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250906131655.239340-1-clamor95@gmail.com> References: <20250906131655.239340-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Tegra20 and Tegra30 are fully compatible with existing tegra DSI driver apart from clock configuration and PAD calibration which are addressed by this patch. Signed-off-by: Svyatoslav Ryhel --- drivers/gpu/drm/tegra/drm.c | 2 + drivers/gpu/drm/tegra/dsi.c | 88 ++++++++++++++++++++++++------------- drivers/gpu/drm/tegra/dsi.h | 15 +++++++ 3 files changed, 74 insertions(+), 31 deletions(-) diff --git a/drivers/gpu/drm/tegra/drm.c b/drivers/gpu/drm/tegra/drm.c index 4596073fe28f..5d64cd57e764 100644 --- a/drivers/gpu/drm/tegra/drm.c +++ b/drivers/gpu/drm/tegra/drm.c @@ -1359,10 +1359,12 @@ static SIMPLE_DEV_PM_OPS(host1x_drm_pm_ops, host1x_= drm_suspend, =20 static const struct of_device_id host1x_drm_subdevs[] =3D { { .compatible =3D "nvidia,tegra20-dc", }, + { .compatible =3D "nvidia,tegra20-dsi", }, { .compatible =3D "nvidia,tegra20-hdmi", }, { .compatible =3D "nvidia,tegra20-gr2d", }, { .compatible =3D "nvidia,tegra20-gr3d", }, { .compatible =3D "nvidia,tegra30-dc", }, + { .compatible =3D "nvidia,tegra30-dsi", }, { .compatible =3D "nvidia,tegra30-hdmi", }, { .compatible =3D "nvidia,tegra30-gr2d", }, { .compatible =3D "nvidia,tegra30-gr3d", }, diff --git a/drivers/gpu/drm/tegra/dsi.c b/drivers/gpu/drm/tegra/dsi.c index 8e80c7efe8b4..d079aa7d2a85 100644 --- a/drivers/gpu/drm/tegra/dsi.c +++ b/drivers/gpu/drm/tegra/dsi.c @@ -53,6 +53,10 @@ to_dsi_state(struct drm_connector_state *state) return container_of(state, struct tegra_dsi_state, base); } =20 +struct tegra_dsi_config { + u32 dsi_version; +}; + struct tegra_dsi { struct host1x_client client; struct tegra_output output; @@ -82,6 +86,8 @@ struct tegra_dsi { /* for ganged-mode support */ struct tegra_dsi *master; struct tegra_dsi *slave; + + const struct tegra_dsi_config *config; }; =20 static inline struct tegra_dsi * @@ -663,39 +669,46 @@ static int tegra_dsi_pad_enable(struct tegra_dsi *dsi) { u32 value; =20 - value =3D DSI_PAD_CONTROL_VS1_PULLDN(0) | DSI_PAD_CONTROL_VS1_PDIO(0); - tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_0); + if (dsi->config->dsi_version =3D=3D TEGRA_DSI_V1) { + /* + * XXX Is this still needed? The module reset is deasserted right + * before this function is called. + */ + tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_0); + tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_1); + tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_2); + tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_3); + tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_4); + + value =3D DSI_PAD_CONTROL_VS1_PULLDN(0) | DSI_PAD_CONTROL_VS1_PDIO(0); + tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_0); + + value =3D DSI_PAD_SLEW_UP(0x7) | DSI_PAD_SLEW_DN(0x7) | + DSI_PAD_LP_UP(0x1) | DSI_PAD_LP_DN(0x1) | + DSI_PAD_OUT_CLK(0x0); + tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_2); + + value =3D DSI_PAD_PREEMP_PD_CLK(0x3) | DSI_PAD_PREEMP_PU_CLK(0x3) | + DSI_PAD_PREEMP_PD(0x03) | DSI_PAD_PREEMP_PU(0x3); + tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_3); + } else { + value =3D DSI_PAD_CONTROL_LPUPADJ(0x1) | DSI_PAD_CONTROL_LPDNADJ(0x1) | + DSI_PAD_CONTROL_PREEMP_EN(0x1) | DSI_PAD_CONTROL_SLEWDNADJ(0x6) | + DSI_PAD_CONTROL_SLEWUPADJ(0x6) | DSI_PAD_CONTROL_PDIO(0) | + DSI_PAD_CONTROL_PDIO_CLK(0) | DSI_PAD_CONTROL_PULLDN_ENAB(0); + tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_0); + } =20 return 0; } =20 static int tegra_dsi_pad_calibrate(struct tegra_dsi *dsi) { - u32 value; int err; =20 - /* - * XXX Is this still needed? The module reset is deasserted right - * before this function is called. - */ - tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_0); - tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_1); - tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_2); - tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_3); - tegra_dsi_writel(dsi, 0, DSI_PAD_CONTROL_4); - /* start calibration */ tegra_dsi_pad_enable(dsi); =20 - value =3D DSI_PAD_SLEW_UP(0x7) | DSI_PAD_SLEW_DN(0x7) | - DSI_PAD_LP_UP(0x1) | DSI_PAD_LP_DN(0x1) | - DSI_PAD_OUT_CLK(0x0); - tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_2); - - value =3D DSI_PAD_PREEMP_PD_CLK(0x3) | DSI_PAD_PREEMP_PU_CLK(0x3) | - DSI_PAD_PREEMP_PD(0x03) | DSI_PAD_PREEMP_PU(0x3); - tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_3); - err =3D tegra_mipi_start_calibration(dsi->mipi); if (err < 0) return err; @@ -1577,6 +1590,7 @@ static int tegra_dsi_probe(struct platform_device *pd= ev) if (!dsi) return -ENOMEM; =20 + dsi->config =3D of_device_get_match_data(&pdev->dev); dsi->output.dev =3D dsi->dev =3D &pdev->dev; dsi->video_fifo_depth =3D 1920; dsi->host_fifo_depth =3D 64; @@ -1615,7 +1629,7 @@ static int tegra_dsi_probe(struct platform_device *pd= ev) goto remove; } =20 - dsi->clk_lp =3D devm_clk_get(&pdev->dev, "lp"); + dsi->clk_lp =3D devm_clk_get_optional(&pdev->dev, "lp"); if (IS_ERR(dsi->clk_lp)) { err =3D dev_err_probe(&pdev->dev, PTR_ERR(dsi->clk_lp), "cannot get low-power clock\n"); @@ -1636,10 +1650,12 @@ static int tegra_dsi_probe(struct platform_device *= pdev) goto remove; } =20 - err =3D tegra_dsi_setup_clocks(dsi); - if (err < 0) { - dev_err(&pdev->dev, "cannot setup clocks\n"); - goto remove; + if (dsi->config->dsi_version =3D=3D TEGRA_DSI_V1) { + err =3D tegra_dsi_setup_clocks(dsi); + if (err < 0) { + dev_err(&pdev->dev, "cannot setup clocks\n"); + goto remove; + } } =20 dsi->regs =3D devm_platform_ioremap_resource(pdev, 0); @@ -1703,11 +1719,21 @@ static void tegra_dsi_remove(struct platform_device= *pdev) tegra_mipi_free(dsi->mipi); } =20 +static const struct tegra_dsi_config tegra20_dsi_config =3D { + .dsi_version =3D TEGRA_DSI_V0, +}; + +static const struct tegra_dsi_config tegra114_dsi_config =3D { + .dsi_version =3D TEGRA_DSI_V1, +}; + static const struct of_device_id tegra_dsi_of_match[] =3D { - { .compatible =3D "nvidia,tegra210-dsi", }, - { .compatible =3D "nvidia,tegra132-dsi", }, - { .compatible =3D "nvidia,tegra124-dsi", }, - { .compatible =3D "nvidia,tegra114-dsi", }, + { .compatible =3D "nvidia,tegra210-dsi", .data =3D &tegra114_dsi_config }, + { .compatible =3D "nvidia,tegra132-dsi", .data =3D &tegra114_dsi_config }, + { .compatible =3D "nvidia,tegra124-dsi", .data =3D &tegra114_dsi_config }, + { .compatible =3D "nvidia,tegra114-dsi", .data =3D &tegra114_dsi_config }, + { .compatible =3D "nvidia,tegra30-dsi", .data =3D &tegra20_dsi_config }, + { .compatible =3D "nvidia,tegra20-dsi", .data =3D &tegra20_dsi_config }, { }, }; MODULE_DEVICE_TABLE(of, tegra_dsi_of_match); diff --git a/drivers/gpu/drm/tegra/dsi.h b/drivers/gpu/drm/tegra/dsi.h index f39594e65e97..5049ec7813c7 100644 --- a/drivers/gpu/drm/tegra/dsi.h +++ b/drivers/gpu/drm/tegra/dsi.h @@ -95,6 +95,16 @@ #define DSI_TALLY_LRX(x) (((x) & 0xff) << 8) #define DSI_TALLY_HTX(x) (((x) & 0xff) << 0) #define DSI_PAD_CONTROL_0 0x4b +/* DSI V0 */ +#define DSI_PAD_CONTROL_PULLDN_ENAB(x) (((x) & 0x1) << 28) +#define DSI_PAD_CONTROL_SLEWUPADJ(x) (((x) & 0x7) << 24) +#define DSI_PAD_CONTROL_SLEWDNADJ(x) (((x) & 0x7) << 20) +#define DSI_PAD_CONTROL_PREEMP_EN(x) (((x) & 0x1) << 19) +#define DSI_PAD_CONTROL_PDIO_CLK(x) (((x) & 0x1) << 18) +#define DSI_PAD_CONTROL_PDIO(x) (((x) & 0x3) << 16) +#define DSI_PAD_CONTROL_LPUPADJ(x) (((x) & 0x3) << 14) +#define DSI_PAD_CONTROL_LPDNADJ(x) (((x) & 0x3) << 12) +/* DSI V1 */ #define DSI_PAD_CONTROL_VS1_PDIO(x) (((x) & 0xf) << 0) #define DSI_PAD_CONTROL_VS1_PDIO_CLK (1 << 8) #define DSI_PAD_CONTROL_VS1_PULLDN(x) (((x) & 0xf) << 16) @@ -140,4 +150,9 @@ enum tegra_dsi_format { TEGRA_DSI_FORMAT_24P, }; =20 +enum tegra_dsi_version { + TEGRA_DSI_V0, + TEGRA_DSI_V1, +}; + #endif --=20 2.48.1 From nobody Tue Sep 9 16:24:36 2025 Received: from mail-lf1-f42.google.com (mail-lf1-f42.google.com [209.85.167.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5D1A82F363D; Sat, 6 Sep 2025 13:17:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757164643; cv=none; b=etAc7f0GFdbSELGhDAR5m2d63B8qIgQwKWh7nGaoV2TN41i6cOyiA8Atg7+98Zz68eWb+HBJ53E1YKWNRLiBKAf0yfMSJELZtv46BrjI/60IHQhtUIZnfRuylwDldkzJG77yrFKzKK291S1zX8RibVXHRmGteCnhzdTP7cvU/MA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757164643; c=relaxed/simple; bh=eWyb4phIDaB9Lh/G9uzUO+x1BpVASAfd4mHwSb0xves=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Roedt5LFYQk9O1+WrRelvXOsvf4mNlwNY0XtYyCvZ0vX8ObiZ/NnoPl3qz/BD6jTJm2Uuw2zo4gQnT31xsRQ+Z1wMawD0Jmmc1358edYPOMAGEqv78cQuYXtbk1VZPht4H54klVJGKMUx3OyAE7CSz5kpE2jmJWAN1N+1UrGAAA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=e0qKjiOc; arc=none smtp.client-ip=209.85.167.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="e0qKjiOc" Received: by mail-lf1-f42.google.com with SMTP id 2adb3069b0e04-55f6bb0a364so3234281e87.1; Sat, 06 Sep 2025 06:17:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757164639; x=1757769439; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=xO0aKgv2KbReOFRNCLP5zz82s3c058MLvHztpGFjRTA=; b=e0qKjiOcUhHGDs52URV7GKGO03FsyN04yYwkH7hV+mAuyuNYjk8A0GD1ete5a10JI8 PRyS4odwmsx5DVjkPwXqxh6/fCmFbW1HDIBvrRbhffUZq6l9Ma33O53++2HB36hXi6SD GlX0H2sabkhypOEYq3y7anrtbH616nVU/xBSPffAwy350FGTeZoujye9VtFjF64Ey7kG ng84f4AIISgZrZ3EQWp43VHSjiIz/Jq04Kn8dvopi72+JShOeAn5nTxEulYXgoG40b7O BB6JIVFIkyMRGB2/RD3icyQboB//VpfbMGVRcqvpyUYkAi8w86IPU4Vi4xVGBxNfDgTG kEHg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757164639; x=1757769439; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=xO0aKgv2KbReOFRNCLP5zz82s3c058MLvHztpGFjRTA=; b=AxNe+KNhEKV/DCDicZBeWKlDgjma0VjTrQHv+BoqQTRB1642jkqH7EkPx9AFLXlyX7 mpWsEslVqrq5qDqDQ1ZPWz+rciUqSc5ZgxhwWz3dJp7BF2fhxm6LEvwzZ2SadTPN8qhu Jx7M1VcylEzvNwGx7W1I9m7Sp61ITYig6c8pBKJvb/jr0mSnielOa9utqec8L0o1J2Lx E05mBlEPYvpRlloEVSg5CxOwf+r9yR/EYwjjv2hCiTdoTju8cM8uVcsu/hcXMdYHuNyd o7MBufmtmsuc3swjlAKU+YIha+uiyBpj0l4AooafBP1a9NlYpquuKQEu3nD9Lja7SRjY E19g== X-Forwarded-Encrypted: i=1; AJvYcCVGWq4VhURHJcLwNqTpbSVNf/JwVDoL02pf78itUcsUcSZDY9Q0pLYnrJU5TnBjgHvtvcXXImyAnlo=@vger.kernel.org, AJvYcCVKOjSNEFPgBSBROTOhxBB98qBLQ06FZO+a76GLuIc0HGkLibQLnxP8IELGMv8RV3/vwwBbesDiSdEBYUo=@vger.kernel.org, AJvYcCVR2F0F9XxQOdZR0704dV6wBfUfkOdFmBv7jy0gzxxPvCxCPbPKOBodgvZb7u7ZGTav+RxZUwkRN+sjX4Jo@vger.kernel.org X-Gm-Message-State: AOJu0YwQHA6xAn98iCOMUziK692opMCH5Y+WtzY6w2nqognMl5k3smqZ y9F6WU7E202Noy7d0Z6xdLvBd/GloUAHuXLGem0Xarjfi2bXTQNo1nFU X-Gm-Gg: ASbGnctbjE4Yk/Fu/HaYKa+gWIDJTAESRPt+TDz/5Ppwc6wa1rqmZ3GhUBagPPNLI6A gGm6eGj3N5E6rYqHUyV55YCVzJVfGkThbACHmqo5LekWVRZ3MihBs5V8i0it4xoky9nXkYpmqEI gMHb0ccG0sVIADlZGpok7cmWI+21xm3GznH8nx4wfXkaS/+455AOerFEsViKQIS7gwesS3wC6ZP DMDmZNZ4PKi9ocqRBQZDNEaNZv5QtcSgBWflsd/P+MArSLBfs6txVDb1AbG0K7M+q4XH/Rx6u8x k8M4NGHTDY6ewYsNCPVvGAIH3yrPA2HWaPR+svgPNVy9cUtalyuIPO5//sZLG30AljjDXA5HiLa rU24TfoO4pTozkg== X-Google-Smtp-Source: AGHT+IF0XtiV51Ye0m2nDgyWEyVZWdZXdOMIrgeIT7t+FXgoHro7abHxMEkhc0w1HnmHJgO6z0SnAQ== X-Received: by 2002:a05:6512:6d3:b0:560:8c58:6cd7 with SMTP id 2adb3069b0e04-5625f817e0emr722096e87.5.1757164639337; Sat, 06 Sep 2025 06:17:19 -0700 (PDT) Received: from xeon.. ([188.163.112.70]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5608ad44f8fsm2312647e87.137.2025.09.06.06.17.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 06 Sep 2025 06:17:18 -0700 (PDT) From: Svyatoslav Ryhel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , David Airlie , Simona Vetter , Svyatoslav Ryhel , Dmitry Osipenko , Charan Pedumuru Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, dri-devel@lists.freedesktop.org Subject: [PATCH v2 4/4] ARM: tegra: adjust DSI nodes for Tegra20/Tegra30 Date: Sat, 6 Sep 2025 16:16:55 +0300 Message-ID: <20250906131655.239340-5-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250906131655.239340-1-clamor95@gmail.com> References: <20250906131655.239340-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add missing nvidia,mipi-calibrate and cells properties to DSI nodes. Signed-off-by: Svyatoslav Ryhel --- arch/arm/boot/dts/nvidia/tegra20.dtsi | 4 ++++ arch/arm/boot/dts/nvidia/tegra30.dtsi | 8 ++++++++ 2 files changed, 12 insertions(+) diff --git a/arch/arm/boot/dts/nvidia/tegra20.dtsi b/arch/arm/boot/dts/nvid= ia/tegra20.dtsi index 5cdbf1246cf8..39c0f791c7ee 100644 --- a/arch/arm/boot/dts/nvidia/tegra20.dtsi +++ b/arch/arm/boot/dts/nvidia/tegra20.dtsi @@ -238,7 +238,11 @@ dsi@54300000 { reset-names =3D "dsi"; power-domains =3D <&pd_core>; operating-points-v2 =3D <&dsi_dvfs_opp_table>; + nvidia,mipi-calibrate =3D <&csi 3>; /* DSI pad */ status =3D "disabled"; + + #address-cells =3D <1>; + #size-cells =3D <0>; }; }; =20 diff --git a/arch/arm/boot/dts/nvidia/tegra30.dtsi b/arch/arm/boot/dts/nvid= ia/tegra30.dtsi index be752a245a55..fecd4891e751 100644 --- a/arch/arm/boot/dts/nvidia/tegra30.dtsi +++ b/arch/arm/boot/dts/nvidia/tegra30.dtsi @@ -343,7 +343,11 @@ dsi@54300000 { reset-names =3D "dsi"; power-domains =3D <&pd_core>; operating-points-v2 =3D <&dsia_dvfs_opp_table>; + nvidia,mipi-calibrate =3D <&csi 3>; /* DSIA pad */ status =3D "disabled"; + + #address-cells =3D <1>; + #size-cells =3D <0>; }; =20 dsi@54400000 { @@ -356,7 +360,11 @@ dsi@54400000 { reset-names =3D "dsi"; power-domains =3D <&pd_core>; operating-points-v2 =3D <&dsib_dvfs_opp_table>; + nvidia,mipi-calibrate =3D <&csi 4>; /* DSIB pad */ status =3D "disabled"; + + #address-cells =3D <1>; + #size-cells =3D <0>; }; }; =20 --=20 2.48.1