From nobody Wed Sep 10 08:01:44 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D211727E04F for ; Fri, 5 Sep 2025 19:24:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757100246; cv=none; b=JQh6ydSwVr22M0tfaCrr+OvQgGmhEO8YXM9fLR1KoUpOU1fH4Z9yOVcXPZSazBbJ9vk4/K0JunjITbcwZM/6F0vNGDdauRcZGWi1TOaLNMMcCEXzTMfGvea0mH2MP6zuwBWrEdVkRKk6TrCYNRoPu0hhTncLT0iJVRV+Jthc5wc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757100246; c=relaxed/simple; bh=vwlJlwSuEA3+xv3hie86BbCGA2n+iL1BzPZtu9DCd60=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version:Content-Type; b=A52od+xemWZIu8WxCSApHN3IKjX9pZLsW9Autl+QDu/lQBGwOqmeEsSDL/cca6Ggk1SDyG8NyrJL6w8EgC8ph6SI4NTkk9z82rs0uHunZoaO4luC1x1VoXOAdIWauYTRNjjFI/8ix1teq5frt86FHrHbjTgP9jOyLJAwWO8gsrA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=O+Ws9TLp; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="O+Ws9TLp" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 585GjH1R024707 for ; Fri, 5 Sep 2025 19:24:04 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= giCvLjFT5GDoAO6HtjJyfTWq2/Zq8vFL1GS0FUx2sro=; b=O+Ws9TLpPkFnItHW xnM0d8dtCRt7AyxFkK8Nj3dJbl0DmpgOGTt1SZKVkC7WIjqAzZqNgCiiDwxB/mfW wlm/A2JrSgoBw6qbNzwGuBBFoc2jz3Hvx9zfiTL9SX6DKeWviC2eT2GGU4mj0/DZ h4WSrItGf3JoMADxUYe+Kctb42WoHU3PjxNz83fDz+x5i8MBst5+UiQ3kc8e5wcp GHMqV9bpzZIzoAr+0D2wVyVeGgDCPX3w3PeTUwznHMijkq0mMec/ZaDF6OJuOo39 /8Z6+antKdKRNNpErTL8mYhVmujKXP6nOw1i91YWGxhoNeQP35VMCHo3pfI4DAfW MuaHrw== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48ut2fv6aj-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 05 Sep 2025 19:24:03 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-24ce66b9b3dso5370525ad.3 for ; Fri, 05 Sep 2025 12:24:03 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757100243; x=1757705043; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=giCvLjFT5GDoAO6HtjJyfTWq2/Zq8vFL1GS0FUx2sro=; b=jlR0ypPECq6DOBQ2qY4d7vDx518TWfb2WMXN8TGMFJNbpgc+YYNcZgdEZ9gDReep2J zLlbYVmPjhIOAzqBBxM4kUU6Z12hGHpjEjwrbOWjCHXIZJ65BfNTrKkyCowhLpNmaU7x NH855aJZ6z74JbMWxw+EBSCVHdsfwlNX1O7qxr6FqD03Ecl2ja7ByZx102zFomCRoSoq l0vDWaaeFFAOIFbC6aX81Ii6kNFwo9J0WF5+dByvAWTWb71qoemZsdlnr25RpXdPlSAv ucn5bh5SebTYV50mXrRw/d+ftK+G5RJGy5dsHB6yEHU06VSgUIq9G9qvnDatNm6M5xjd hxPg== X-Forwarded-Encrypted: i=1; AJvYcCX1WObIWjhT2S5Ww2MgmZZ2gotrxeQ8RuwHdK3gLDpmS/OMKN329tpndH5I+uEH3KkZQu6PFV8iWqAmJIg=@vger.kernel.org X-Gm-Message-State: AOJu0YyHBxp3yX34T6c9O00QydVCyigR3dFqDhu8BahyUCT6HQWSWZZu 1Fhqskv4Tidssvs346uOV5H2oyq4yr2c/edQMlkqL1jg6X+2KFbJptMTdZNLcGgyz8M3phQoNW9 k7q5/IAliZiZGiov2L6X2Dq2JMTGgu1EdeFQaIkdI9FavfAycrMlk8p6oStaVc7uZog4= X-Gm-Gg: ASbGnctagrg3G8IfNsCDHL3A4j/yeKDitB9l/GKd8H9wun/77DCdUb1TpLTgyPcB3w4 saTnOpDtrZtD5V+hiZU1iG7mfYqWWNLe6oya0YrNtcQAwHG8IhzmTJu92kwwa6XYIDo0JjpRlFt gkWMfx+sF//3JcZ5gyTQCaaHbaIrQqK1TteP1HuqMwlgZTB+282vSZ5q8HCGuCUzL1Sz5DanZpu wI1M0VW3CKLy4T4LlMjCJOILac5hIo2he2GaMKFUEd7aEwvFny1948r0xEFcE1z5z4JKqHDDK38 Ot2P3wnZn5muopo5J8wZRoHSL0ORRicVbJizJeoqHblfsLkvWk0GDMoSZFQcQezHjP+VY+s= X-Received: by 2002:a17:902:dac8:b0:24f:8286:9e5a with SMTP id d9443c01a7336-24f8286a133mr12452935ad.6.1757100242625; Fri, 05 Sep 2025 12:24:02 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHrGK0KUwOz0vguFtk9tmG3lAZaedJotAtzUhn5THpGrmUmYzket+2R/C6FGF3TPBas+6GBAA== X-Received: by 2002:a17:902:dac8:b0:24f:8286:9e5a with SMTP id d9443c01a7336-24f8286a133mr12452715ad.6.1757100241985; Fri, 05 Sep 2025 12:24:01 -0700 (PDT) Received: from hu-uchheda-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-24cc1a82a34sm52397055ad.151.2025.09.05.12.23.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Sep 2025 12:24:01 -0700 (PDT) From: Umang Chheda To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Richard Cochran Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Umang Chheda Subject: [PATCH v4 2/4] arm64: dts: qcom: qcs8300: Add Monaco EVK board Date: Sat, 6 Sep 2025 00:53:48 +0530 Message-Id: <20250905192350.1223812-3-umang.chheda@oss.qualcomm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250905192350.1223812-1-umang.chheda@oss.qualcomm.com> References: <20250905192350.1223812-1-umang.chheda@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODMwMDAzOCBTYWx0ZWRfX4GOBmCrQt8nj PWbdwzSpBNF4HKyo2nfbAJ4rNGyXxh1JNOWO8RMBhpvweJ+Y+v1+cfNU8p+/xJcq7IMx4STVC+6 HfCZShDERLecyUfGx9zb0DWId/NuTfYum+bPPNiEToLJUz6Z7XhX4f4zoDQ2MlLpOnbPMZZtt3x CzIJTk7+N41C1tUJ19/YyCf7IJocxROYH6deADUGvxs7NLJUZsDW9uaqWvlw4w+Zsln4obEfdhm 5lSfHm2fPfYmZBBZA+HsX4MIB1lGH1bNPpLH5O05EutYRUiFgFdwNTjVe+0pLWegcHv9VpERzG6 By17DmlxnY3KG7EOVWUD51wEUURjsVQR2RaWDdjtjTGDMJaRoplz6yYN1DbtE9C/a5ZKF7qMno6 pz8GYdrj X-Proofpoint-ORIG-GUID: 8GgghFiklp6TKpxQShYhoy0bAsi5qRnL X-Proofpoint-GUID: 8GgghFiklp6TKpxQShYhoy0bAsi5qRnL X-Authority-Analysis: v=2.4 cv=U7iSDfru c=1 sm=1 tr=0 ts=68bb38d3 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=vvvEJ_7xePoZwjTowxoA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-05_06,2025-09-04_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 phishscore=0 clxscore=1015 impostorscore=0 suspectscore=0 malwarescore=0 priorityscore=1501 adultscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508300038 Monaco EVK is a single board computer, based on the Qualcomm QCS8300 SoC, with the following features : - Storage: 1 =C3=97 128 GB UFS, micro-SD card, EEPROMs for MACs, and eMMC. - Audio/Video, Camera & Display ports. - Connectivity: RJ45 2.5GbE, WLAN/Bluetooth, CAN/CAN-FD. - PCIe ports. - USB & UART ports. On top of Monaco EVK board additional mezzanine boards can be stacked in future. Add support for the following components : - GPI (Generic Peripheral Interface) and QUPv3-0/1 controllers to facilitate DMA and peripheral communication. - TCA9534 I/O expander via I2C to provide 8 additional GPIO lines for extended I/O functionality. - USB1 controller in device mode to support USB peripheral operations. USB OTG mode will be enabled for USB1 controller once the VBUS control based on ID pin is implemented in hd3ss3220.c. - Remoteproc subsystems for supported DSPs such as Audio DSP, Compute DSP and Generic DSP, along with their corresponding firmware. - Configure nvmem-layout on the I2C EEPROM to store data for Ethernet and other consumers. - QCA8081 2.5G Ethernet PHY on port-0 and expose the Ethernet MAC address via nvmem for network configuration. It depends on CONFIG_QCA808X_PHY to use QCA8081 PHY. - Support for the Iris video codec. Written with inputs from : Rakesh Kota - Regulators. Nirmesh Kumar Singh - GPIO expander. Viken Dadhaniya - GPI/QUP. Mohd Ayaan Anwar - Ethernet. Monish Chunara - EEPROM. Vikash Garodia - Iris Video codec. Swati Agarwal - USB. Signed-off-by: Umang Chheda Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/monaco-evk.dts | 449 ++++++++++++++++++++++++ 2 files changed, 450 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/monaco-evk.dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 0a7c308dec36..0e4e0e0b833b 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -30,6 +30,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp449.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp453.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq9574-rdp454.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D lemans-evk.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8216-samsung-fortuna3g.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-acer-a1-724.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-alcatel-idol347.dtb diff --git a/arch/arm64/boot/dts/qcom/monaco-evk.dts b/arch/arm64/boot/dts/= qcom/monaco-evk.dts new file mode 100644 index 000000000000..93e9e5322a39 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/monaco-evk.dts @@ -0,0 +1,449 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include +#include + +#include "qcs8300.dtsi" +#include "qcs8300-pmics.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Monaco EVK"; + compatible =3D "qcom,monaco-evk", "qcom,qcs8300"; + + aliases { + ethernet0 =3D ðernet0; + i2c1 =3D &i2c1; + serial0 =3D &uart7; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&apps_rsc { + regulators-0 { + compatible =3D "qcom,pmm8654au-rpmh-regulators"; + qcom,pmic-id =3D "a"; + + vreg_l3a: ldo3 { + regulator-name =3D "vreg_l3a"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l4a: ldo4 { + regulator-name =3D "vreg_l4a"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l5a: ldo5 { + regulator-name =3D "vreg_l5a"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l6a: ldo6 { + regulator-name =3D "vreg_l6a"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7a: ldo7 { + regulator-name =3D "vreg_l7a"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8a: ldo8 { + regulator-name =3D "vreg_l8a"; + regulator-min-microvolt =3D <2504000>; + regulator-max-microvolt =3D <2960000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l9a: ldo9 { + regulator-name =3D "vreg_l9a"; + regulator-min-microvolt =3D <2970000>; + regulator-max-microvolt =3D <3072000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-1 { + compatible =3D "qcom,pmm8654au-rpmh-regulators"; + qcom,pmic-id =3D "c"; + + vreg_s5c: smps5 { + regulator-name =3D "vreg_s5c"; + regulator-min-microvolt =3D <1104000>; + regulator-max-microvolt =3D <1104000>; + regulator-initial-mode =3D ; + }; + + vreg_l1c: ldo1 { + regulator-name =3D "vreg_l1c"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <512000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2c: ldo2 { + regulator-name =3D "vreg_l2c"; + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l4c: ldo4 { + regulator-name =3D "vreg_l4c"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7c: ldo7 { + regulator-name =3D "vreg_l7c"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8c: ldo8 { + regulator-name =3D "vreg_l8c"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l9c: ldo9 { + regulator-name =3D "vreg_l9c"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; +}; + +ðernet0 { + phy-mode =3D "2500base-x"; + phy-handle =3D <&hsgmii_phy0>; + + pinctrl-0 =3D <ðernet0_default>; + pinctrl-names =3D "default"; + + snps,mtl-rx-config =3D <&mtl_rx_setup>; + snps,mtl-tx-config =3D <&mtl_tx_setup>; + nvmem-cells =3D <&mac_addr0>; + nvmem-cell-names =3D "mac-address"; + + status =3D "okay"; + + mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + hsgmii_phy0: ethernet-phy@1c { + compatible =3D "ethernet-phy-id004d.d101"; + reg =3D <0x1c>; + reset-gpios =3D <&tlmm 31 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <11000>; + reset-deassert-us =3D <70000>; + }; + }; + + mtl_rx_setup: rx-queues-config { + snps,rx-queues-to-use =3D <4>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,map-to-dma-channel =3D <0x0>; + snps,route-up; + snps,priority =3D <0x1>; + }; + + queue1 { + snps,dcb-algorithm; + snps,map-to-dma-channel =3D <0x1>; + snps,route-ptp; + }; + + queue2 { + snps,avb-algorithm; + snps,map-to-dma-channel =3D <0x2>; + snps,route-avcp; + }; + + queue3 { + snps,avb-algorithm; + snps,map-to-dma-channel =3D <0x3>; + snps,priority =3D <0xc>; + }; + }; + + mtl_tx_setup: tx-queues-config { + snps,tx-queues-to-use =3D <4>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,avb-algorithm; + snps,send_slope =3D <0x1000>; + snps,idle_slope =3D <0x1000>; + snps,high_credit =3D <0x3e800>; + snps,low_credit =3D <0xffc18000>; + }; + + queue3 { + snps,avb-algorithm; + snps,send_slope =3D <0x1000>; + snps,idle_slope =3D <0x1000>; + snps,high_credit =3D <0x3e800>; + snps,low_credit =3D <0xffc18000>; + }; + }; +}; + +&gpi_dma0 { + status =3D "okay"; +}; + +&gpi_dma1 { + status =3D "okay"; +}; + +&i2c1 { + pinctrl-0 =3D <&qup_i2c1_default>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + eeprom0: eeprom@50 { + compatible =3D "atmel,24c256"; + reg =3D <0x50>; + pagesize =3D <64>; + + nvmem-layout { + compatible =3D "fixed-layout"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + mac_addr0: mac-addr@0 { + reg =3D <0x0 0x6>; + }; + }; + }; +}; + +&i2c15 { + pinctrl-0 =3D <&qup_i2c15_default>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + expander0: gpio@38 { + compatible =3D "ti,tca9538"; + reg =3D <0x38>; + #gpio-cells =3D <2>; + gpio-controller; + }; + + expander1: gpio@39 { + compatible =3D "ti,tca9538"; + reg =3D <0x39>; + #gpio-cells =3D <2>; + gpio-controller; + }; + + expander2: gpio@3a { + compatible =3D "ti,tca9538"; + reg =3D <0x3a>; + #gpio-cells =3D <2>; + gpio-controller; + }; + + expander3: gpio@3b { + compatible =3D "ti,tca9538"; + reg =3D <0x3b>; + #gpio-cells =3D <2>; + gpio-controller; + }; + + expander4: gpio@3c { + compatible =3D "ti,tca9538"; + reg =3D <0x3c>; + #gpio-cells =3D <2>; + gpio-controller; + }; + + expander5: gpio@3d { + compatible =3D "ti,tca9538"; + reg =3D <0x3d>; + #gpio-cells =3D <2>; + gpio-controller; + }; + + expander6: gpio@3e { + compatible =3D "ti,tca9538"; + reg =3D <0x3e>; + #gpio-cells =3D <2>; + gpio-controller; + }; +}; + +&iris { + status =3D "okay"; +}; + +&qupv3_id_0 { + status =3D "okay"; +}; + +&qupv3_id_1 { + status =3D "okay"; +}; + +&remoteproc_adsp { + firmware-name =3D "qcom/qcs8300/adsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/qcs8300/cdsp0.mbn"; + + status =3D "okay"; +}; + +&remoteproc_gpdsp { + firmware-name =3D "qcom/qcs8300/gpdsp0.mbn"; + + status =3D "okay"; +}; + +&serdes0 { + phy-supply =3D <&vreg_l4a>; + + status =3D "okay"; +}; + +&tlmm { + ethernet0_default: ethernet0-default-state { + ethernet0_mdc: ethernet0-mdc-pins { + pins =3D "gpio5"; + function =3D "emac0_mdc"; + drive-strength =3D <16>; + bias-pull-up; + }; + + ethernet0_mdio: ethernet0-mdio-pins { + pins =3D "gpio6"; + function =3D "emac0_mdio"; + drive-strength =3D <16>; + bias-pull-up; + }; + }; + + qup_i2c1_default: qup-i2c1-state { + pins =3D "gpio19", "gpio20"; + function =3D "qup0_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c15_default: qup-i2c15-state { + pins =3D "gpio91", "gpio92"; + function =3D "qup1_se7"; + drive-strength =3D <2>; + bias-pull-up; + }; +}; + +&uart7 { + status =3D "okay"; +}; + +&ufs_mem_hc { + reset-gpios =3D <&tlmm 133 GPIO_ACTIVE_LOW>; + vcc-supply =3D <&vreg_l8a>; + vcc-max-microamp =3D <1100000>; + vccq-supply =3D <&vreg_l4c>; + vccq-max-microamp =3D <1200000>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l4a>; + vdda-pll-supply =3D <&vreg_l5a>; + + status =3D "okay"; +}; + +&usb_1 { + status =3D "okay"; +}; + +&usb_1_dwc3 { + dr_mode =3D "peripheral"; +}; + +&usb_1_hsphy { + vdda-pll-supply =3D <&vreg_l7a>; + vdda18-supply =3D <&vreg_l7c>; + vdda33-supply =3D <&vreg_l9a>; + + status =3D "okay"; +}; + +&usb_qmpphy { + vdda-phy-supply =3D <&vreg_l7a>; + vdda-pll-supply =3D <&vreg_l5a>; + + status =3D "okay"; +}; -- 2.34.1