From nobody Fri Oct 3 06:37:04 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5BDB131A568 for ; Thu, 4 Sep 2025 16:39:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757003999; cv=none; b=gLqO3awgLKE0bmLRj7jEJERJTfciGGrLVthGqkQsFV1UPHO2n+e6T7KFTJDMAWMDfzkpqMScxCsvZ66AXd96GnOn5VzY8wvcPAGIHermn7jTdytYE82yJH7YAWr8XShDeQ0pEo27ZkrQtxZYyNd/dTQFhdLi0NDlh/Rg55BQGfg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757003999; c=relaxed/simple; bh=fDkqRvGyaFinSWWq2t1lwFf0RsUH7vJwveAVvT94bTA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=BLdToNgDv8jNQu3trMtqAAcqWC4P3WlKVJLR5gNpLz2zvtUg4bPaeuFQQ+9dZIuj3Fc3idtc+zj/W/AEy1ii9OwmIjNHkACDYB0Y25fTORZ/64ZY07qXMRDhpWzaOKiSVvmgIOTMLydIE+OA80jGEw7zrQOxOZpe6cwgmjXbe3s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=oKYTjy4D; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="oKYTjy4D" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5849XGs3007823 for ; Thu, 4 Sep 2025 16:39:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= xas60C8ijwiTmwJqhI40fQNiOoeLXxnVG1r0X3sdz6I=; b=oKYTjy4D0n4qQ0o1 XQq56dMB//2ozU06P8HYW51yWWdR1d0EXY2FQKUzl2vzzv0CkUF6l6oVZRJMuO5X NSkDxELMXfhTTGvR5rgDBZ8DJv9AcdTyr49KR8fNRG5DIEnRC+Ny52nIJNkilRa6 hbLqsOYCfmuUcJthhMlRqVKy2E5Cm2VyqxLV/b3LnVIXUI4SKlV4krmiUHoV4QYL AFmN+LmbvmzLVFr5a1qzTdthMcGQvwu2X+8szW9N9ebLv44Z+Gwl6+wMPyUc+PJJ 5jEXAokkG75hMqPlJuCOPwwWyIuIORwCA+zn+RXV6lNarfJWOLgEeKvwrfx8ylct d3kOMw== Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48ura903yr-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 04 Sep 2025 16:39:56 +0000 (GMT) Received: by mail-pf1-f199.google.com with SMTP id d2e1a72fcca58-77250c660d3so1392986b3a.0 for ; Thu, 04 Sep 2025 09:39:56 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757003995; x=1757608795; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=xas60C8ijwiTmwJqhI40fQNiOoeLXxnVG1r0X3sdz6I=; b=bFYK5FXn2dskmir9IhvpiCrhn4KpU0jJ7L4OxM0VuYI3b6IXHAYdUxZyqNHyi7cWqb EFFXSU1v0qkkYlRVgdTng7sUgC9iXp9HnKMC2h9VW/b1HhydmnLj3dZ1dd7fLhZ7OVFP gbZm6krYL1QTKN4r5CKtF+sgdhQYof6QXJPcufcj8DCI5YqH4X2gqY6JD7cXAzpgy/gc 2l3kJnzsbPP75zQl1ed/nNAzsmZJiFcO11x6MKeV2xDmxUgXxF7fVHWHRpe21D0ItoN3 Nky69nCfpNTXYQ8wtQ1gd0wE1w0vCChOV5hXO0Tyq60AR+l3yuF5q1pIduATNGWtr5Bu MOlA== X-Forwarded-Encrypted: i=1; AJvYcCXmsBjiapnpsXi9I9o/h6BNIk+Yy03/31/0E4uJGTShQ3GDzNubEjB6Mq2yKLz0erjfqzIp//quF2+OHx8=@vger.kernel.org X-Gm-Message-State: AOJu0YyqN8cu4/gNNoM9HPlvEWtPh+E6T6I9L3MBUwZCBa/TsYDKQsYk fk0SCbbUe5Iuf+gtzpVrihwnU4pIk9TmxhmS5cZgQv18/0warJfNDg189Y4EfToAfkv/szTXLwY svj4BLxHScHpwpERegGxH07RW+ep9t1YidzJgqDrQGC9ZPsfxTeatHvt4XjqeoNc2jmY= X-Gm-Gg: ASbGncvtrDS5MxgesAm8QhA02QaG7Wc4FMNk3AselyU+E3vKzJKe/HQBVI6lPscWll2 Bbh7TfrA9jxoxyvdG3FN1myyHQq0phnjUgwylnrcuZGsMPzlFlVvmLca6CyC2hpoh2effqAyrtr MGVX2fPDa3Atfqe8cnUQZUm3jBtNwc9hK+qfgFZp+f0HW3pb52qXRgUYNarnqs7Q1epkqxaluMK jZ6iwZEXZNz7Fc0Q9MDaROi3CB/xBJyBKeVua+UOKNew4wnIa3HusqgSp4/Jp7BGG8osiTT+7iu 507fHDVz6rpLhBvVXCqd7Eq1SK6pHnLb105LUgdoxJZBX1bYljTl2uhSD1XCucZt0pwb X-Received: by 2002:a05:6a21:33aa:b0:248:ace6:755a with SMTP id adf61e73a8af0-248ace67795mr8575131637.11.1757003994887; Thu, 04 Sep 2025 09:39:54 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFP41A3JzklvhNIPpcnoxxSAwwOYtQAUUMNoQYKRhiAy8Q6cGA9PJGa1zZ+GFCUFRtnpQ4phQ== X-Received: by 2002:a05:6a21:33aa:b0:248:ace6:755a with SMTP id adf61e73a8af0-248ace67795mr8575090637.11.1757003994387; Thu, 04 Sep 2025 09:39:54 -0700 (PDT) Received: from hu-wasimn-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b4cd006e2c6sm17346371a12.2.2025.09.04.09.39.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Sep 2025 09:39:54 -0700 (PDT) From: Wasim Nazir Date: Thu, 04 Sep 2025 22:09:03 +0530 Subject: [PATCH v3 07/14] arm64: dts: qcom: lemans-evk: Enable PCIe support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250904-lemans-evk-bu-v3-7-8bbaac1f25e8@oss.qualcomm.com> References: <20250904-lemans-evk-bu-v3-0-8bbaac1f25e8@oss.qualcomm.com> In-Reply-To: <20250904-lemans-evk-bu-v3-0-8bbaac1f25e8@oss.qualcomm.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Richard Cochran , Bartosz Golaszewski Cc: kernel@oss.qualcomm.com, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, netdev@vger.kernel.org, linux-i2c@vger.kernel.org, Sushrut Shree Trivedi , Wasim Nazir X-Mailer: b4 0.15-dev-e44bb X-Developer-Signature: v=1; a=ed25519-sha256; t=1757003953; l=2445; i=wasim.nazir@oss.qualcomm.com; s=20250807; h=from:subject:message-id; bh=AqtBG6UZAsfussB7MJK1QEtygnY7f30ULmObk2D0omU=; b=LEmcR/9fffgUDa8DhLlIj6NBanm8EP60HW1h8I+sRyX/OaSOwSy0qGZsrE57ArTE2Ic6mhyiL 9jxjR8kYUdpBn0n4CQzixqhXnmOgh+c+/RAJSw6eY4mThbrMSmUG2mK X-Developer-Key: i=wasim.nazir@oss.qualcomm.com; a=ed25519; pk=4ymqwKogZUOQnbcvSUHyO19kcEVTLEk3Qc4u795hiZM= X-Proofpoint-ORIG-GUID: 4a1OiRdnYd9YE2hqKejrkmGHx9skAfnZ X-Proofpoint-GUID: 4a1OiRdnYd9YE2hqKejrkmGHx9skAfnZ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODMwMDAyMCBTYWx0ZWRfX41hwf/S3hf5n J2PZ2UjCSzMbECMmRl26QFsdp/YI05H+MHU0375BZGY8pBK4eZpBGE/YhScMSyRNopSOpBUbqTd 0igGAS2wo/2Uw21KRDxjhyZJAy+iddlLGUtSC20wdB7Gb0xkTw7oG0w91hqMx5O91XtzYAek6Pw NhfnsIoxPJ5mt2aeAM0iFhC78kneToH7gAVhz8M+zjuRW95XEJ0kWiIPWaRjjm50NIl3gaJZUer m2ynWj3oqA4A+jB0sKGO7voR54YRrbNcEkCoBE9UMLltqljLMcZhEnhkyB7lkgoeP6LFcutkhpN OZgQOC3A83Nx8W/bxf8SSDyH2IoHCyzVf7xk45qDWNlbcb2+8EZqcjvzc9L88VDRvQoD7bWEpd7 0cFZ1THp X-Authority-Analysis: v=2.4 cv=VNndn8PX c=1 sm=1 tr=0 ts=68b9c0dc cx=c_pps a=WW5sKcV1LcKqjgzy2JUPuA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=RIgN3AgQjrtB0c6oJ0UA:9 a=QEXdDO2ut3YA:10 a=OpyuDcXvxspvyRM73sMx:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-04_06,2025-09-04_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 impostorscore=0 malwarescore=0 bulkscore=0 clxscore=1015 adultscore=0 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508300020 From: Sushrut Shree Trivedi Enable PCIe0 and PCIe1 along with the respective phy-nodes. PCIe0 is routed to an m.2 E key connector on the mainboard for wifi attaches while PCIe1 routes to a standard PCIe x4 expansion slot. Signed-off-by: Sushrut Shree Trivedi Signed-off-by: Wasim Nazir --- arch/arm64/boot/dts/qcom/lemans-evk.dts | 82 +++++++++++++++++++++++++++++= ++++ 1 file changed, 82 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans-evk.dts b/arch/arm64/boot/dts/= qcom/lemans-evk.dts index 30c3e5bead07..17ba3ee99494 100644 --- a/arch/arm64/boot/dts/qcom/lemans-evk.dts +++ b/arch/arm64/boot/dts/qcom/lemans-evk.dts @@ -379,6 +379,40 @@ &mdss0_dp1_phy { status =3D "okay"; }; =20 +&pcie0 { + perst-gpios =3D <&tlmm 2 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 0 GPIO_ACTIVE_HIGH>; + + pinctrl-0 =3D <&pcie0_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie0_phy { + vdda-phy-supply =3D <&vreg_l5a>; + vdda-pll-supply =3D <&vreg_l1c>; + + status =3D "okay"; +}; + +&pcie1 { + perst-gpios =3D <&tlmm 4 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 5 GPIO_ACTIVE_HIGH>; + + pinctrl-0 =3D <&pcie1_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie1_phy { + vdda-phy-supply =3D <&vreg_l5a>; + vdda-pll-supply =3D <&vreg_l1c>; + + status =3D "okay"; +}; + &qupv3_id_0 { status =3D "okay"; }; @@ -395,6 +429,54 @@ &sleep_clk { clock-frequency =3D <32768>; }; =20 +&tlmm { + pcie0_default_state: pcie0-default-state { + clkreq-pins { + pins =3D "gpio1"; + function =3D "pcie0_clkreq"; + drive-strength =3D <2>; + bias-pull-up; + }; + + perst-pins { + pins =3D "gpio2"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + wake-pins { + pins =3D "gpio0"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + }; + + pcie1_default_state: pcie1-default-state { + clkreq-pins { + pins =3D "gpio3"; + function =3D "pcie1_clkreq"; + drive-strength =3D <2>; + bias-pull-up; + }; + + perst-pins { + pins =3D "gpio4"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + wake-pins { + pins =3D "gpio5"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + }; +}; + &uart10 { compatible =3D "qcom,geni-debug-uart"; pinctrl-0 =3D <&qup_uart10_default>; --=20 2.51.0