From nobody Fri Oct 3 06:36:43 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 85DEF30AAB8 for ; Thu, 4 Sep 2025 16:39:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757003974; cv=none; b=CcbWMOr5kekSLqV//1n2k2KCjOsRFxF640fsbJE//fKv4+RK1gaXzJDFLL7rsHz0zRFSkXTLvd2/smMOAh0U/Kc8OvcNKrUVz84v9I8Dd5tqvOlExLCTwZpNBnt1LhiNhPtVzGHOVpfuF+eNXJxpAQ4TJwIfcMjCb0Fayq/Ohk4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757003974; c=relaxed/simple; bh=tnjwoYFOxB8Z3hS73lw33WNffBxGOTtiL39sgx1IMKY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XjDwILh01q81kn70UBK5GvA8IsXoMjMPKblTyOp8lX7UIk7q2PNB6QNGLP+thPRD+x/zV88a/yyOK0zGj6V4UZzZoIHW/hJ8xQcOrM7uGOt5U83CZUqTqwReyVjstXaIfVPpDoYT49+SxKZeP5VmGk1Suwk+zKe7HAuqqnRFZVg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=QLVbaUjf; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="QLVbaUjf" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5849XCSV004402 for ; Thu, 4 Sep 2025 16:39:32 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= TNhN2lvtb0HZlQVBeI4DEhPDS0dLO1GoNzry2xznyxw=; b=QLVbaUjfSoekQrRq ufUDrA7vp3Y9fL+b6xJ+LEs8jRjwdsKKI0lnvHX5w/k3bMi3K5bN9H8lM7uvZCcF 6Nb1AbWho4SddLiAT+THLJ87tzQLo+EPQPnZmFNEuhuJrDz0Gxd2DyCCuJ1y8ubc TfJA9uCWp+9wN2tLeyfrFDjiKwcUMJ7BcUxuboPTFn1geTZDmSlE8/sVEAc29sW2 DKUIit2V5I/OJ5OxyBuihBwXyc2k92x1ZZApCYnVNGdUcCArMivT5XgWk4JToIFN NuxcregA47mNlsBlIyH8AL9Nf9xBtn2bVuErhxQKzUqgbWmoZElREmolHl5zn1sT CK3jQA== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48ur8s88fx-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 04 Sep 2025 16:39:31 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-24caf28cce0so25386865ad.0 for ; Thu, 04 Sep 2025 09:39:31 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757003971; x=1757608771; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=TNhN2lvtb0HZlQVBeI4DEhPDS0dLO1GoNzry2xznyxw=; b=G0S9zZNlisxxHpkdAGFcYxF3MDe+GCeWCf4HPGQE/iFoojceNKRiZ+wta3tYwj1yQX OQcNb5WK4i0dlsyjRQvpdG0IJlkhB+AUd1/EMqkDarScP+ZpjElqjclJLZyJS+mN4vNG 1lrn5ahgutDQMLEBrXFMkwNvA34UA+osAXzYp4/hwTIjsZ9aFCMDSxqmk//5H54qCqdl rpkfBUCuNHTXhc6+u91k4EY/CzD3VEteZ3mmePFSGm7SgVn9IE2o6bYXU2iKCPjNesU5 YOc9QA5zZQkH9cKn6GtF3IeZw7+uXxMVM4O5r1aXQRps41iKzf/n6uXwkQJhSev+6PIl Nlww== X-Forwarded-Encrypted: i=1; AJvYcCUlOUc0r/yGSeL2K+50nxBlg5SgUqkcUpSJP4XfQcXK0wSnfksd379REYh59cH6uHyY0qW+UpmXCD3XjJo=@vger.kernel.org X-Gm-Message-State: AOJu0Yzu6ThZVqC9o/vRwt3HcHpaNDpgSDoz+dyJ2VrG16+914ilzsEN n+RZIRPuD31Cv4/zV3XUWkp04TPQVqrMBhx4W4bfi2TS5PbU2py7J+FfpltvtPD77l02oGZoTOD Wz75bgPe5xTKL4l2E7TDmbjW8Dtc2XtwCQZvTiATmN0I8npieI1/4E44eLNuQM/2KB2o= X-Gm-Gg: ASbGncucYlBBtweczUXC/dlngoFynzT8Gmad2xYxTqBBnFIcuuSx97wQZDiRi+6+3KO CZgkG/LS5Y+Zugkp4/5MSQujurZKfh5uh+tql55VPyAAGInlJwA2zfUxIcUo6tLJtnVJhZqoW4L 0UT1HVDXR9PLC9z8FmOQ9HLQI3l5XhQYAbmNdSl7GGLBQzneC8WeJQyxKqgYekjH3DbCbqulKlb mICthg97sAGySoyPL098ewLgVEwafIiv9xiIufZlvnwQbU+hTMHsgwr5FFa8IC83/Vx6hrcU9sf Xk8ptDHYY5K5HyCfiWtsLcsRS9qjRTaBHORCmZI67+c5ijBJA9DxLaAu7twRzc2SU7Pr X-Received: by 2002:a17:902:ce11:b0:249:2ba0:7f7f with SMTP id d9443c01a7336-2494486ec6amr248523095ad.9.1757003970996; Thu, 04 Sep 2025 09:39:30 -0700 (PDT) X-Google-Smtp-Source: AGHT+IECVzts0UmlOqZ3zmzTeZl0b2myxnYG4xhwfjA8NKD4MvThRrDtNbTos8PH8v2GUOQazWFW4Q== X-Received: by 2002:a17:902:ce11:b0:249:2ba0:7f7f with SMTP id d9443c01a7336-2494486ec6amr248522735ad.9.1757003970505; Thu, 04 Sep 2025 09:39:30 -0700 (PDT) Received: from hu-wasimn-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b4cd006e2c6sm17346371a12.2.2025.09.04.09.39.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Sep 2025 09:39:30 -0700 (PDT) From: Wasim Nazir Date: Thu, 04 Sep 2025 22:08:58 +0530 Subject: [PATCH v3 02/14] arm64: dts: qcom: lemans: Add SDHC controller and SDC pin configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250904-lemans-evk-bu-v3-2-8bbaac1f25e8@oss.qualcomm.com> References: <20250904-lemans-evk-bu-v3-0-8bbaac1f25e8@oss.qualcomm.com> In-Reply-To: <20250904-lemans-evk-bu-v3-0-8bbaac1f25e8@oss.qualcomm.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Richard Cochran , Bartosz Golaszewski Cc: kernel@oss.qualcomm.com, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, netdev@vger.kernel.org, linux-i2c@vger.kernel.org, Monish Chunara , Wasim Nazir X-Mailer: b4 0.15-dev-e44bb X-Developer-Signature: v=1; a=ed25519-sha256; t=1757003953; l=3458; i=wasim.nazir@oss.qualcomm.com; s=20250807; h=from:subject:message-id; bh=ABkLWC+KfeCB98/nh4FW4v5sUxC/yCussNpVQMtgYnw=; b=GYMHpQRGE6zo8AF3jPIe+vAVJ2R8wEHg5JhtgDSqbTu7gJ/qiN0+2piCyVHOpdlB37OuK/ZFs 1BI73WHx+EdBxguAs6o2QvHNN0zK4lIY58U/97XJIOIKRXHUjn0G1a3 X-Developer-Key: i=wasim.nazir@oss.qualcomm.com; a=ed25519; pk=4ymqwKogZUOQnbcvSUHyO19kcEVTLEk3Qc4u795hiZM= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODMwMDAxOSBTYWx0ZWRfX8rxWMMDZHjBe qMyTLdzgByjCRud92E+fTVGMWQfmVmQE1/d8yKLPbFWxshYBCHNUlZUh0Kx2j6yrKH9xxEJcVnG IRBgxMBHUsjBxzXo1jhmMKPaMvsbwSqfwpO9maQN+/IAHHiaBui4bDAh1kcKiO+Yi5O3Oh0W7WM DDPYU6oXXcJaHW6SzQh/Nr3l6Ael9hkGSidkAl55UZlOAtrjfK8d2C7EEkla4rYYYeqNE4uYfbY w7lVY95BMQANUsO1T28n0oN++907ZkErLnMA6BYYXr8bX7xLv6UWEGSYHQJ0IO/BnCFA9OltEAH 9wWYg+MG2FwWTMzN8VYUyoH/ebV1fyGU0kZvR0r3BjoSGFYZRV+5a3Uy6c442pMlmF0dXV9PTnd Gmg7gyof X-Proofpoint-GUID: QQY-w50uSzVRBi4y7VsqXHzTKvxbaKhn X-Proofpoint-ORIG-GUID: QQY-w50uSzVRBi4y7VsqXHzTKvxbaKhn X-Authority-Analysis: v=2.4 cv=PNkP+eqC c=1 sm=1 tr=0 ts=68b9c0c3 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=X8p_deJK1ww8tEnDWQsA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-04_06,2025-09-04_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 clxscore=1015 suspectscore=0 adultscore=0 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508300019 From: Monish Chunara Introduce the SDHC v5 controller node for the Lemans platform. This controller supports either eMMC or SD-card, but only one can be active at a time. SD-card is the preferred configuration on Lemans targets, so describe this controller. Define the SDC interface pins including clk, cmd, and data lines to enable proper communication with the SDHC controller. Signed-off-by: Monish Chunara Co-developed-by: Wasim Nazir Signed-off-by: Wasim Nazir Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/lemans.dtsi | 93 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 93 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans.dtsi b/arch/arm64/boot/dts/qco= m/lemans.dtsi index f5ec60086d60..a34f902c1358 100644 --- a/arch/arm64/boot/dts/qcom/lemans.dtsi +++ b/arch/arm64/boot/dts/qcom/lemans.dtsi @@ -3834,6 +3834,59 @@ apss_tpdm2_out: endpoint { }; }; =20 + sdhc: mmc@87c4000 { + compatible =3D "qcom,sa8775p-sdhci", "qcom,sdhci-msm-v5"; + reg =3D <0x0 0x087c4000 0x0 0x1000>; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", + "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC1_AHB_CLK>, + <&gcc GCC_SDCC1_APPS_CLK>; + clock-names =3D "iface", + "core"; + + interconnects =3D <&aggre1_noc MASTER_SDC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_SDC1 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "sdhc-ddr", + "cpu-sdhc"; + + iommus =3D <&apps_smmu 0x0 0x0>; + dma-coherent; + + bus-width =3D <4>; + operating-points-v2 =3D <&sdhc_opp_table>; + power-domains =3D <&rpmhpd SA8775P_CX>; + resets =3D <&gcc GCC_SDCC1_BCR>; + + qcom,dll-config =3D <0x0007642c>; + qcom,ddr-config =3D <0x80040868>; + + status =3D "disabled"; + + sdhc_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-100000000 { + opp-hz =3D /bits/ 64 <100000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <1800000 400000>; + opp-avg-kBps =3D <100000 0>; + }; + + opp-384000000 { + opp-hz =3D /bits/ 64 <384000000>; + required-opps =3D <&rpmhpd_opp_nom>; + opp-peak-kBps =3D <5400000 1600000>; + opp-avg-kBps =3D <390000 0>; + }; + }; + }; + usb_0_hsphy: phy@88e4000 { compatible =3D "qcom,sa8775p-usb-hs-phy", "qcom,usb-snps-hs-5nm-phy"; @@ -5643,6 +5696,46 @@ qup_uart21_rx: qup-uart21-rx-pins { function =3D "qup3_se0"; }; }; + + sdc_default: sdc-default-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <16>; + bias-disable; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <10>; + bias-pull-up; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <10>; + bias-pull-up; + }; + }; + + sdc_sleep: sdc-sleep-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <2>; + bias-bus-hold; + }; + }; }; =20 sram: sram@146d8000 { --=20 2.51.0