From nobody Fri Oct 3 08:53:15 2025 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E4F722C0286; Wed, 3 Sep 2025 16:17:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756916254; cv=none; b=GxU+iiCxVw1GJl+BWEwnJmTvDt4d4eprFoeQxUiYSCh5+evJ1zZdyaC0EyZjWgwe+s8UzoinfFFogxmzZXNfq1nWT3FSFP8vY2xOXCDoYSN3L2Uv+H8mVyzcw0qjQBtDa8aWPFEbkq10PHcAWGFxUwadStqy8de0B7apfJ86jDA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756916254; c=relaxed/simple; bh=llSXAfQNlcyyZfLirw0M4x46rOeysa3VZza7rgjFeSo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=A7vfB4CaKl0ENn6UfXL6ncgUBUEeHJxdfFirpSXuEocFdtZETqsZFzlrjf7Xb9DhiSSh50DEdXnIgBiizG/cVOuJ6sFmtJEfI8IT9YHlCew3349qIha/fBvjt+qyNvCD0gEsV1r9faA7yAzNqYSKzS/KSRsroje1VVKjgVMj38Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Zhz2x/Ia; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Zhz2x/Ia" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-3d1bf79d7acso90109f8f.0; Wed, 03 Sep 2025 09:17:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1756916251; x=1757521051; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dXu593Z6/Zyd/OLORNhu/Njg17UMthP5PExhY9eiWrw=; b=Zhz2x/Ia1MSFxYvfQcObM1WufhmTqsbhGIpKIeHxSPvX/2mp/S3w8FLHdaqL1q1zg2 Qsrf04qrOIu41j4+O9zOqPuvloCaumocwQHSMQ1Ws88IupZkOKdYoKFsbwwMZutG+lm4 f2fWu3puO+Im/AipoYf70qwjNnOCN8UJyp9BRe1zxiOJypFeKXvq/KaNqHpClyfWKgzF vbcw+/8efZg8JKX84i/GLE6KJfOn3nt3lDGq2XPjZjFvCFP1jh5E2k7ctsh+RiSAd34G xJ5wWBof3pNxzJUCOim8U+D8oGjKT5G/moRMNGhR/P7Fl56LGvsgXYxEbY5/N5W76ryD eydg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756916251; x=1757521051; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=dXu593Z6/Zyd/OLORNhu/Njg17UMthP5PExhY9eiWrw=; b=pzB5gRj/u6ksanpxQJw9/C1Wi+dTWltAqWOTWXA77/ayNwdS8sxxlA5PrbnM2dAJH9 ob4s+QguXDzotmJS5UeCeniNjhYE5BrnEOhK0gWmOq0cmr3h+nJiDBoy1ydtRSa8iciW rpsx6k9lKWFohgnZWQFgDAQYabLsWOoTosBfR0JK/Tyutx4IEbwLEOuwge7zjfNoNODE yoRXi8UQ/T6Vp6gW8r6Ei2uur+ugHwPOKuKG71bEm0xRcxKn1qwEfkgfCmYMi6iXpapm iY0XZQTLFP0Op67P0DfdL/JmbydI2/ZDt2sQjpiwEfqcfvNzizlwwsv5KezJDJojt52u vDvw== X-Forwarded-Encrypted: i=1; AJvYcCU+1tKPzacnr8wpJgyMwy/XahWzXO97p+M47uV3bybKSNfw7AyJvqvr1tbuSRV//HuWE/skBiIhnREW9Mpxy19dQxU=@vger.kernel.org, AJvYcCUE4fVlgwUaB/gxqdc88s5+zyufF5D3UltyLgPq/iLnch8KHnfsY/vudIQ2vQAv7R2TvBGuSANtpcKY@vger.kernel.org, AJvYcCUVkxsjwFnjYslMHMCPkGqdWlCFjlPdJ+7vS9px4zNlOwkcBY90FPLwzuU/qhPdOXJVd3A7ihKwt2OL@vger.kernel.org, AJvYcCW962AjiCUEW0rwwbDzVBqeBQL+/BTOhmkBsW45VLXvUnZ4wsUnjUuQYdkwZiBO1B1JKVPe/fqQTv/nos7n@vger.kernel.org X-Gm-Message-State: AOJu0YyFAP8gRFk+Dz+4Chk5zD1+jAko2L2jDoP4j64Ryq5l0pvMOK1w lmWDcIPe3OdVRyFsHPUzrmRNHvZpxRwaJbGexZ0nsdRwQiP2cFAZI95X X-Gm-Gg: ASbGnctn4AxFESTa6pg7zy/NVvIjp53jfUTpZpD6wTHfNZ/f1lDaIXpFyQoF1ly8p2C yukIn4mGL70G/jOHwxxcMdAYh8mMQyzytVZ1wB+e4FK4pOolTCZrPPNrlrUyUzmw7cYTr7KxWqi BFtQpfAMTAPKEFMOe139ohYSUg7Z1+jvrO3tQUSH3gbXH/XkHWHz02zlE/mO3sFDUP7qxqiXZUG 8TUsdsOckyW62MhezU8x/JXCnNUaIB20BfQqugE11vnOViLyQW9xPscRup6EDqCqW9nqL3zbX9F cZWTDz6iPIObf9ei1BnByKrhz7CyoMCFngi/vyXq/FVIIyP/eElpJzfyCSqnmRmgZ3dP5L7WoPD K7nMchRnYu1S4uUrV2FQyN7R6bh4AH+h3z9PAZGt1Yq6ilM8q2/k3fvTt X-Google-Smtp-Source: AGHT+IHhnPPm+VsqWeOJZuxDusBwRwDQHIJc7jPhZrB/5gABflX+H+ogrlhMop2KYChCvaG84W3t9Q== X-Received: by 2002:a5d:5887:0:b0:3dc:280c:5f83 with SMTP id ffacd0b85a97d-3dc281ba2eamr3472649f8f.5.1756916250780; Wed, 03 Sep 2025 09:17:30 -0700 (PDT) Received: from iku.example.org ([2a06:5906:61b:2d00:9019:aa0f:b6e4:7952]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3db72983560sm5645734f8f.1.2025.09.03.09.17.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Sep 2025 09:17:30 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Tomi Valkeinen , Jonas Karlman , Jernej Skrabec , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Biju Das , Magnus Damm Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, Prabhakar , Fabrizio Castro , Tommaso Merciai , Lad Prabhakar Subject: [PATCH v8 3/6] clk: renesas: r9a09g057: Add clock and reset entries for DSI and LCDC Date: Wed, 3 Sep 2025 17:17:15 +0100 Message-ID: <20250903161718.180488-4-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20250903161718.180488-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250903161718.180488-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add clock and reset entries for the DSI and LCDC peripherals. Co-developed-by: Fabrizio Castro Signed-off-by: Fabrizio Castro Signed-off-by: Lad Prabhakar Reviewed-by: Biju Das Reviewed-by: Geert Uytterhoeven --- v7->v8: - Added reviewed-by tags from Geert and Biju v6->v7: - Dropped passing plldsi_limits v5->v6: - Renamed CLK_DIV_PLLETH_LPCLK to CLK_CDIV4_PLLETH_LPCLK - Renamed CLK_CSDIV_PLLETH_LPCLK to CLK_PLLETH_LPCLK_GEAR - Renamed CLK_PLLDSI_SDIV2 to CLK_PLLDSI_GEAR - Renamed plldsi_sdiv2 to plldsi_gear v4->v5: - No changes v3->v4: - No changes v2->v3: - Reverted CSDIV0_DIVCTL2() to use DDIV_PACK() - Renamed plleth_lpclk_div4 -> cdiv4_plleth_lpclk - Renamed plleth_lpclk -> plleth_lpclk_gear v1->v2: - Changed CSDIV0_DIVCTL2 to the NO_RMW --- drivers/clk/renesas/r9a09g057-cpg.c | 62 +++++++++++++++++++++++++++++ drivers/clk/renesas/rzv2h-cpg.h | 3 ++ 2 files changed, 65 insertions(+) diff --git a/drivers/clk/renesas/r9a09g057-cpg.c b/drivers/clk/renesas/r9a0= 9g057-cpg.c index f7de69a93de1..f94040f9d8a3 100644 --- a/drivers/clk/renesas/r9a09g057-cpg.c +++ b/drivers/clk/renesas/r9a09g057-cpg.c @@ -6,6 +6,7 @@ */ =20 #include +#include #include #include #include @@ -30,6 +31,7 @@ enum clk_ids { CLK_PLLCA55, CLK_PLLVDO, CLK_PLLETH, + CLK_PLLDSI, CLK_PLLGPU, =20 /* Internal Core Clocks */ @@ -63,6 +65,9 @@ enum clk_ids { CLK_SMUX2_GBE0_RXCLK, CLK_SMUX2_GBE1_TXCLK, CLK_SMUX2_GBE1_RXCLK, + CLK_CDIV4_PLLETH_LPCLK, + CLK_PLLETH_LPCLK_GEAR, + CLK_PLLDSI_GEAR, CLK_PLLGPU_GEAR, =20 /* Module Clocks */ @@ -91,6 +96,26 @@ static const struct clk_div_table dtable_2_16[] =3D { {0, 0}, }; =20 +static const struct clk_div_table dtable_2_32[] =3D { + {0, 2}, + {1, 4}, + {2, 6}, + {3, 8}, + {4, 10}, + {5, 12}, + {6, 14}, + {7, 16}, + {8, 18}, + {9, 20}, + {10, 22}, + {11, 24}, + {12, 26}, + {13, 28}, + {14, 30}, + {15, 32}, + {0, 0}, +}; + static const struct clk_div_table dtable_2_64[] =3D { {0, 2}, {1, 4}, @@ -107,6 +132,17 @@ static const struct clk_div_table dtable_2_100[] =3D { {0, 0}, }; =20 +static const struct clk_div_table dtable_16_128[] =3D { + {0, 16}, + {1, 32}, + {2, 64}, + {3, 128}, + {0, 0}, +}; + +RZV2H_CPG_PLL_DSI_LIMITS(rzv2h_cpg_pll_dsi_limits); +#define PLLDSI PLL_PACK_LIMITS(0xc0, 1, 0, &rzv2h_cpg_pll_dsi_limits) + /* Mux clock tables */ static const char * const smux2_gbe0_rxclk[] =3D { ".plleth_gbe0", "et0_rx= clk" }; static const char * const smux2_gbe0_txclk[] =3D { ".plleth_gbe0", "et0_tx= clk" }; @@ -128,6 +164,7 @@ static const struct cpg_core_clk r9a09g057_core_clks[] = __initconst =3D { DEF_PLL(".pllca55", CLK_PLLCA55, CLK_QEXTAL, PLLCA55), DEF_FIXED(".pllvdo", CLK_PLLVDO, CLK_QEXTAL, 105, 2), DEF_FIXED(".plleth", CLK_PLLETH, CLK_QEXTAL, 125, 3), + DEF_PLLDSI(".plldsi", CLK_PLLDSI, CLK_QEXTAL, PLLDSI), DEF_PLL(".pllgpu", CLK_PLLGPU, CLK_QEXTAL, PLLGPU), =20 /* Internal Core Clocks */ @@ -169,6 +206,12 @@ static const struct cpg_core_clk r9a09g057_core_clks[]= __initconst =3D { DEF_SMUX(".smux2_gbe0_rxclk", CLK_SMUX2_GBE0_RXCLK, SSEL0_SELCTL3, smux2_= gbe0_rxclk), DEF_SMUX(".smux2_gbe1_txclk", CLK_SMUX2_GBE1_TXCLK, SSEL1_SELCTL0, smux2_= gbe1_txclk), DEF_SMUX(".smux2_gbe1_rxclk", CLK_SMUX2_GBE1_RXCLK, SSEL1_SELCTL1, smux2_= gbe1_rxclk), + DEF_FIXED(".cdiv4_plleth_lpclk", CLK_CDIV4_PLLETH_LPCLK, CLK_PLLETH, 1, 4= ), + DEF_CSDIV(".plleth_lpclk_gear", CLK_PLLETH_LPCLK_GEAR, CLK_CDIV4_PLLETH_L= PCLK, + CSDIV0_DIVCTL2, dtable_16_128), + + DEF_PLLDSI_DIV(".plldsi_gear", CLK_PLLDSI_GEAR, CLK_PLLDSI, + CSDIV1_DIVCTL2, dtable_2_32), =20 DEF_DDIV(".pllgpu_gear", CLK_PLLGPU_GEAR, CLK_PLLGPU, CDDIV3_DIVCTL1, dta= ble_2_64), =20 @@ -366,6 +409,22 @@ static const struct rzv2h_mod_clk r9a09g057_mod_clks[]= __initconst =3D { BUS_MSTOP(9, BIT(7))), DEF_MOD("cru_3_pclk", CLK_PLLDTY_DIV16, 13, 13, 6, 29, BUS_MSTOP(9, BIT(7))), + DEF_MOD("dsi_0_pclk", CLK_PLLDTY_DIV16, 14, 8, 7, 8, + BUS_MSTOP(9, BIT(14) | BIT(15))), + DEF_MOD("dsi_0_aclk", CLK_PLLDTY_ACPU_DIV2, 14, 9, 7, 9, + BUS_MSTOP(9, BIT(14) | BIT(15))), + DEF_MOD("dsi_0_vclk1", CLK_PLLDSI_GEAR, 14, 10, 7, 10, + BUS_MSTOP(9, BIT(14) | BIT(15))), + DEF_MOD("dsi_0_lpclk", CLK_PLLETH_LPCLK_GEAR, 14, 11, 7, 11, + BUS_MSTOP(9, BIT(14) | BIT(15))), + DEF_MOD("dsi_0_pllref_clk", CLK_QEXTAL, 14, 12, 7, 12, + BUS_MSTOP(9, BIT(14) | BIT(15))), + DEF_MOD("lcdc_0_clk_a", CLK_PLLDTY_ACPU_DIV2, 14, 13, 7, 13, + BUS_MSTOP(10, BIT(1) | BIT(2) | BIT(3))), + DEF_MOD("lcdc_0_clk_p", CLK_PLLDTY_DIV16, 14, 14, 7, 14, + BUS_MSTOP(10, BIT(1) | BIT(2) | BIT(3))), + DEF_MOD("lcdc_0_clk_d", CLK_PLLDSI_GEAR, 14, 15, 7, 15, + BUS_MSTOP(10, BIT(1) | BIT(2) | BIT(3))), DEF_MOD("gpu_0_clk", CLK_PLLGPU_GEAR, 15, 0, 7, 16, BUS_MSTOP(3, BIT(4))), DEF_MOD("gpu_0_axi_clk", CLK_PLLDTY_ACPU_DIV2, 15, 1, 7, 17, @@ -435,6 +494,9 @@ static const struct rzv2h_reset r9a09g057_resets[] __in= itconst =3D { DEF_RST(12, 14, 5, 31), /* CRU_3_PRESETN */ DEF_RST(12, 15, 6, 0), /* CRU_3_ARESETN */ DEF_RST(13, 0, 6, 1), /* CRU_3_S_RESETN */ + DEF_RST(13, 7, 6, 8), /* DSI_0_PRESETN */ + DEF_RST(13, 8, 6, 9), /* DSI_0_ARESETN */ + DEF_RST(13, 12, 6, 13), /* LCDC_0_RESET_N */ DEF_RST(13, 13, 6, 14), /* GPU_0_RESETN */ DEF_RST(13, 14, 6, 15), /* GPU_0_AXI_RESETN */ DEF_RST(13, 15, 6, 16), /* GPU_0_ACE_RESETN */ diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cp= g.h index 637803bc1e89..3dceb8dc5c13 100644 --- a/drivers/clk/renesas/rzv2h-cpg.h +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -126,6 +126,7 @@ struct fixed_mod_conf { #define CPG_CDDIV3 (0x40C) #define CPG_CDDIV4 (0x410) #define CPG_CSDIV0 (0x500) +#define CPG_CSDIV1 (0x504) =20 #define CDDIV0_DIVCTL1 DDIV_PACK(CPG_CDDIV0, 4, 3, 1) #define CDDIV0_DIVCTL2 DDIV_PACK(CPG_CDDIV0, 8, 3, 2) @@ -142,7 +143,9 @@ struct fixed_mod_conf { =20 #define CSDIV0_DIVCTL0 DDIV_PACK(CPG_CSDIV0, 0, 2, CSDIV_NO_MON) #define CSDIV0_DIVCTL1 DDIV_PACK(CPG_CSDIV0, 4, 2, CSDIV_NO_MON) +#define CSDIV0_DIVCTL2 DDIV_PACK(CPG_CSDIV0, 8, 2, CSDIV_NO_MON) #define CSDIV0_DIVCTL3 DDIV_PACK_NO_RMW(CPG_CSDIV0, 12, 2, CSDIV_NO_MON) +#define CSDIV1_DIVCTL2 DDIV_PACK(CPG_CSDIV1, 8, 4, CSDIV_NO_MON) =20 #define SSEL0_SELCTL2 SMUX_PACK(CPG_SSEL0, 8, 1) #define SSEL0_SELCTL3 SMUX_PACK(CPG_SSEL0, 12, 1) --=20 2.51.0