From nobody Fri Oct 3 10:12:42 2025 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A47C62E9EB9 for ; Wed, 3 Sep 2025 10:28:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756895284; cv=none; b=DaP765wN+IpxLqR2kVJliKrZtwMXFE7OjVxDiTjIoo8XWy4/qN25+RmUTevBhCq27qQdZjKS+nOybyU6oH7YC0QJ8V65sCRZEZ0FbzI4PCQBjwPjO0P9viHsHk6MsAwl1hFoHEc5avaZUi9S/tJCamM3oHvlbAxhx5IOxvAXc4I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756895284; c=relaxed/simple; bh=SkomEAWMr7dqJHQ8N7mLoE3pG7f6Vktqf3CG8y3O0qo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=AYgRM7mRM5NaVDoiWzljjABiEm3PMxb2/aFDg11zytZkk99QBFXvqljNZEAVGx94ZG0jrInjBs6y3kmFE8cWixDkoMtgPQPAyINbk1xwiLyir0ST9kqVYwyWfW3dJEig06XYIMcKdDQM+1qEVENlKXvSd8kxkzr4Q1GwOM3JhDE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=bc/t6wiO; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="bc/t6wiO" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-45b804ed966so23325865e9.2 for ; Wed, 03 Sep 2025 03:28:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1756895281; x=1757500081; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=zjVYYBfOPHu5us2l/I8UPnxyPLOr26L4rzL/vKv2LrY=; b=bc/t6wiOSzGTRwzBHJwjcZWc3NrpL+oE0G3dawPq60iMEhV/zdvdka2j+voEQ8minM jrdh0J9r+IusE6oBXEyjFmZI3fVbLDS1vJlGWLtrq9vGlq3h+2DAlJeiY8LuAHfVIj8Q +hwaV65+CClatmXSVNxsOoJ2YfaQH2QQrcWY7Pbirm5+pzHGfwt4rscupuYl4uXrtL8h hKoVU8rs+nUTRac34YdugcMq8SZevy1Hw6ksGFdooLYt47AuX9/fSm7NgA7Iczk7mFWF TRvoXl7ivbnwyZzYZ4zCfZDSrFsHd1eq+BhBWu63vjjVY/VuFbbskjL0eMuLqqxzchtm OB0A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756895281; x=1757500081; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=zjVYYBfOPHu5us2l/I8UPnxyPLOr26L4rzL/vKv2LrY=; b=dwFD6i728jO8XCS2z+lZfG+SuYvmDUGhE3emx7U9I3Vv0+YFbdGEImdPmsO5JINJ9K WWxTP/aEdtC5C0iZrHT2Sk71dhljq+gAzB7chrWE4aTbc3Q+fxzrs10+VJI1jvHh8Izm onADjgNR2QFu/N8JCf9XrTXCZIiKoEzko9aL9UK64xU1J5A0aO4a7vqBHCHY2JQWYj7J LFpVVHEnhxVtwQVrRh5J70jE37nWp/uHfszmCfxf4GYWDgD4o0+5MhrV5hFR3vl3u55N 5TZ4BSUyKzT0iZXeb4DpsknU1P/XHjGV5xaV2TaL/sZ5qqIiZg+X3fHdFV+GvPSTqoPT I8mA== X-Forwarded-Encrypted: i=1; AJvYcCUEHV/vasSkBMdwUPFiznL3X8q7VhHh1lsRXBsaxddP/eoc7Z9827bksh2DjYuIn2erRMho/WRiTmd4cdM=@vger.kernel.org X-Gm-Message-State: AOJu0YzSKqJoF3Cpuy5LE9lwAFDiKunqehu0xcSUV7/6rvwSKKH740co oLicyU2nS8z+oXg8ERaBgYSbqc9WEWoCpOBI9EGbu2xkIdVhELzvriP6jNbv7BDkWHI= X-Gm-Gg: ASbGncuHofZvTMklSCqOu7eXVXfHCLO2jJZbuVqrhcRqXPnI4wIlhz8uGbH7bPUsz+n Hu1UEkFJHX+GgwRJJFguabr5K2NbUYZolmsJTtQ5xzYfmcgCoxW/1RsS8DK3+ucH/upZ9yDQG7N CRbsdYcuT3ocYvLjXIhFc1zA95HY2uJr0D6f+yF00hbESRDbeM2M5HHqhQ3nR9iZCTq8KEiT7zU TFFrGuD1HOWfyLtAXS37xxPCOLF1CFL72hWYuoXfML6uHeHoDSmfMUrdNUyOu49MvfdKXqmRqN1 0RZMLer57Fw6Qt7vx9sS6mzqOeLN/AZUctEXA0SKY+2IIBAcMzxaZsPP3RLq7T2ObHvqS3njKwB MhS+kVd9jeUnIwLx9QGxsuNbNMAzhL2I/r5hABlsx8QifUTR/OxsUoA== X-Google-Smtp-Source: AGHT+IGSUORYJzBn7O96WsftU689TaesXpGZtVK+MUa18v5BS6kecsxo5Ta5IrwC022eEBj1aLixuA== X-Received: by 2002:a05:600c:3b9a:b0:45b:8866:50fd with SMTP id 5b1f17b1804b1-45b88665357mr104875915e9.32.1756895280998; Wed, 03 Sep 2025 03:28:00 -0700 (PDT) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:2a30:223c:d73b:565a]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45b9ab7c7dbsm55992855e9.11.2025.09.03.03.28.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Sep 2025 03:28:00 -0700 (PDT) From: Daniel Lezcano To: jic23@kernel.org, dlechner@baylibre.com, nuno.sa@analog.com, andy@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org Cc: linux-iio@vger.kernel.org, s32@nxp.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com Subject: [PATCH v1 1/2] dt-bindings: iio: adc: Add the NXP SAR ADC for s32g2/3 platforms Date: Wed, 3 Sep 2025 12:27:55 +0200 Message-ID: <20250903102756.1748596-2-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250903102756.1748596-1-daniel.lezcano@linaro.org> References: <20250903102756.1748596-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The s32g2 and s32g3 NXP platforms have two instances of a Successive Approximation Register ADC. It supports the raw, trigger and scan modes which involves the DMA. Add their descriptions. Signed-off-by: Daniel Lezcano Reviewed-by: Rob Herring (Arm) --- .../bindings/iio/adc/nxp,s32g2-sar-adc.yaml | 68 +++++++++++++++++++ 1 file changed, 68 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar= -adc.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.ya= ml b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml new file mode 100644 index 000000000000..dc6ec240f816 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml @@ -0,0 +1,68 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/nxp,s32g2-sar-adc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP Successive Approximation ADC + +description: + The NXP SAR ADC provides fast and accurate analog-to-digital + conversion using the Successive Approximation Register (SAR) method. + It has 12-bit resolution with 8 input channels. Conversions can be + launched in software or using hardware triggers. It supports + continuous and one-shot modes with separate registers. + +maintainers: + - Daniel Lezcano + +properties: + compatible: + oneOf: + - const: nxp,s32g2-sar-adc + - items: + - const: nxp,s32g3-sar-adc + - const: nxp,s32g2-sar-adc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + minItems: 1 + + clock-names: + minItems: 1 + + dmas: + minItems: 1 + + dma-names: + const: rx + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + - dmas + - dma-names + +additionalProperties: false + +examples: + - | + #include + + adc@401f8000 { + compatible =3D "nxp,s32g2-sar-adc"; + reg =3D <0x401f8000 0x1000>; + interrupts =3D ; + clocks =3D <&clks 0x41>; + clock-names =3D "adc"; + dmas =3D <&edma0 0 32>; + dma-names =3D "rx"; + }; --=20 2.43.0