From nobody Fri Oct 3 08:51:09 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 408193002A7 for ; Wed, 3 Sep 2025 11:48:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756900099; cv=none; b=AJOpZEJUU6a3nPzjLajmnUe2P5EE/ojRcarUrtfIN8YjBmEABKoq3YMsUHMRbdi9+sNURP/MU/H75ia9xGpD2Sbswr+VYbFU2kTIIPpf4ppjt6lpl5av7VJ3RsQtlFeiQtOTpAQHkBUVxFl2MWY7WUCXS3G35nEWC3S+2in5QXA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756900099; c=relaxed/simple; bh=OMmO2qusXp7Lt8NQ08hSTCdRjFkU8mgyUlODCMZLmPE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RWRyARnpExBTL23uWoCnqcanGIkXnJWcpD5xt02b4XaXrsBjwVcozyShF9O4cCFKAUYY0isczL33nzzFLdenUH4/Z07HgHQssEFVZH/4Q+n/vh4ULlj8emj486Dn30gmU3G1yaeUmNePLLEf814T+D9ImjpyBbMCQv8WZEs5qNc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ioE/qN5g; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ioE/qN5g" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 583BFPKK011462 for ; Wed, 3 Sep 2025 11:48:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= HYUvyVFhjknE/WVt1KWvLE4zOZML2zuiKhdUsPmDp6A=; b=ioE/qN5g1eg8D7Xu 7S12Iim6Si5kXMKfZovyxl9tgsw4l2Kq3HRCo7O13zZawjWASNSH1yNIK2ddOI7+ ANrXcdHFxNPIW6i1wQqVRLh7oFC/yX+ZXogM47/aV5tAuoReNk52Ab8NvSj1giHf wp7RyU+nwQLJQCyNwVIvIMt0RM6vLboqJ7NnOW+Pq+eGPZDOCQ1IOys5DVZnnT5Z ye6cnolLNt74xSakF+EAeCipbkPmBHiaJ6d8efeLffXv+fUFLAKz05C6isKOi8BC 0Za3/gi3JhdjY3ogEQDfQlmC4YXFxuMzpXj5iXEvAaeYo0qcaKweoBc9XVS2umeK vWYH6Q== Received: from mail-pf1-f197.google.com (mail-pf1-f197.google.com [209.85.210.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48urmjkemp-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 03 Sep 2025 11:48:17 +0000 (GMT) Received: by mail-pf1-f197.google.com with SMTP id d2e1a72fcca58-76e2ea9366aso6349765b3a.2 for ; Wed, 03 Sep 2025 04:48:17 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756900096; x=1757504896; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HYUvyVFhjknE/WVt1KWvLE4zOZML2zuiKhdUsPmDp6A=; b=hzJU1plzG2rTbdyhP9iBaVESbsLmCsTeGRVAIW3a9Rjo9jybZujEhPNnQ4nFDK49Ps NeEPJRDFxBljRJHfColn5HQRNEeQWrjr4ZcGH+v/xy2uxE5gmhT+4yLVWwfK0qtgWGlU ezMuJmmBwQu7rKKQZfaCzExNVgzwRQJqhWT0HNxlcmg/b6p/hZP9VXumPwftiYKBVl8r o5DWcuGJsFAQ3yugdnU2H4InfKpzJ8Y5QrLWI8n5IIq5CQ7jObIQ0Q2C5Zl4+drEys1q +0BCJAA6ccW0lvzOo/b/jr58VyVGC1LXwVsU76suQfL9D0bzCKliipPm7P02UNrcbT44 iQPQ== X-Forwarded-Encrypted: i=1; AJvYcCVoregSnzMoZ4MBrtnyoCvFnfgnKF3JhXNxj8RQgXiqY+GDENXmqzU5Y7TT7MrTo1qnUDZN9e/O9l95sjY=@vger.kernel.org X-Gm-Message-State: AOJu0YxZCo//ENVhKLZNKeNXS4bzK58T0J/YeMuodZYzNvjCb3Z7WEgd LHdr1HkDCXNe6UaXmWvec0kM6JdQvjeY/nx7xkJU3lDtRhjU0p6QqWionUKQpugivmD6wkRlpPN OYMMxoZL2PmlhT4sGMUCzYfynuHzQ7LkvpKfR6GQLBlHhkPyWb/BPORfq/wHOxaIaGIU= X-Gm-Gg: ASbGncu985d2Ry/eWCoRkBy3IvipM0jZa2P2UVLB67+b9jq3EcXjtIKVVhOEKQUgic/ SZY6Ku/HMayEKr1J9BGTrZ/oNW3bWsfKGLHa6t2CWZ7l3YIU9tWAXH8QPY91qPoFSLZQcm6BQSW BwDhA6Euqoh1GXVvpGegJm60pu/7tXG6n1yZ/FKEqb5K4wi8mK5wyGYOn6Rak0G9hpbh7VeWXsO jfQcfhZj4WX5+5oJ3GPQ3ugOXMkw0YZARemm6DqjdZ1NwCvyshmWnkoRnE4sLgb1OdJvh47AGdp LGaZyRhQnEQxKCFZN0WNMyRy0hANw7WWyRDDsA9k+oMrFd9bJQWfETlT8koqv6rq/dUn X-Received: by 2002:a05:6a20:a10d:b0:248:86a1:a25f with SMTP id adf61e73a8af0-24886a1a5f2mr2868636637.24.1756900096008; Wed, 03 Sep 2025 04:48:16 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGVF0YOtRnZh6lzIY4bOOxsucOqwE7IEqnFh1IXBtFdue3ljMah6LLr0S8VJ+jEOBFs+TNvxA== X-Received: by 2002:a05:6a20:a10d:b0:248:86a1:a25f with SMTP id adf61e73a8af0-24886a1a5f2mr2868592637.24.1756900095515; Wed, 03 Sep 2025 04:48:15 -0700 (PDT) Received: from hu-wasimn-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b4f8a0a2851sm6584074a12.37.2025.09.03.04.48.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Sep 2025 04:48:15 -0700 (PDT) From: Wasim Nazir Date: Wed, 03 Sep 2025 17:17:10 +0530 Subject: [PATCH v2 09/13] arm64: dts: qcom: lemans-evk: Enable first USB controller in device mode Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250903-lemans-evk-bu-v2-9-bfa381bf8ba2@oss.qualcomm.com> References: <20250903-lemans-evk-bu-v2-0-bfa381bf8ba2@oss.qualcomm.com> In-Reply-To: <20250903-lemans-evk-bu-v2-0-bfa381bf8ba2@oss.qualcomm.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Richard Cochran Cc: kernel@oss.qualcomm.com, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, netdev@vger.kernel.org, Krishna Kurapati , Wasim Nazir X-Mailer: b4 0.15-dev-e44bb X-Developer-Signature: v=1; a=ed25519-sha256; t=1756900050; l=2112; i=wasim.nazir@oss.qualcomm.com; s=20250807; h=from:subject:message-id; bh=wbi0daESjbNaIOArppgBBTQqid9X23CoN+c1pFU2aSo=; b=oRJD5bisNnpttQ3ShOqU4O6Fi5tTtdoR8thW7WDzmP550KyX6RXVCczUsU48CPWFCTuk14V9X NXYk6OUNXoMCcaUpcreCPEpn4SKKXbJz6dUaLyuOh9QtmZOKBj7JsLb X-Developer-Key: i=wasim.nazir@oss.qualcomm.com; a=ed25519; pk=4ymqwKogZUOQnbcvSUHyO19kcEVTLEk3Qc4u795hiZM= X-Authority-Analysis: v=2.4 cv=OemYDgTY c=1 sm=1 tr=0 ts=68b82b01 cx=c_pps a=rEQLjTOiSrHUhVqRoksmgQ==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=yJojWOMRYYMA:10 a=EUspDBNiAAAA:8 a=Nk2SLWWF8xhsZ517u1EA:9 a=QEXdDO2ut3YA:10 a=2VI0MkxyNR6bbpdq8BZq:22 X-Proofpoint-GUID: BGxIClnV88QwZ-F7lnNKLS1gxTzKqCUS X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODMwMDAyNCBTYWx0ZWRfX8fCi9TcYCIJW g55l3R2iDwE6kQcToFRx6Hvt/iMcDyirXNmI7nisF+uwBTpdYoHG/bWx7PnJCXploCS7as9tFFM qMkgaXjT1Bw2vrQUdcYCIBYdagHjkqqBTyGhv4W4hWqTcpY+dWTkL9H6FfHR7DYSg8Xg9Y1i2h9 we3R3gvzZMzivBBBzZtXDdcmFq0oLYE3bKnHDhM/thQ/BCHEkXPe8pEuyH7mD0UF3QMt3txDDHK N0eGdIRcnbLn/i6m6rOp5ndJPh32ZB3CGoW+VMgWS8GKmwOp3jFjGpl6nCOZlvrooz3bZzCXLCE 48VaOfeoog9ixC4CAkixWO3svzgeEuEEfGoMRCmv38r5Z2Crhc/9gOSyr/bc8jp2IuiDQ59M36X B8sv8Njg X-Proofpoint-ORIG-GUID: BGxIClnV88QwZ-F7lnNKLS1gxTzKqCUS X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-09-03_06,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 spamscore=0 bulkscore=0 priorityscore=1501 adultscore=0 clxscore=1015 phishscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508300024 From: Krishna Kurapati Enable the first USB controller in device mode on the Lemans EVK board and configure the associated LDO regulators to power the PHYs accordingly. The USB port is a Type-C port controlled by HD3SS3320 port controller. The role switch notifications would need to be routed to glue driver by adding an appropriate usb-c-connector node in DT. However in the design, the vbus supply that is to be provided to connected peripherals when port is configured as an DFP, is controlled by a GPIO. There is also one ID line going from Port controller chip to GPIO-50 of the SoC. As per the datasheet of HD3SS3320: "Upon detecting a UFP device, HD3SS3220 will keep ID pin high if VBUS is not at VSafe0V. Once VBUS is at VSafe0V, the HD3SS3220 will assert ID pin low. This is done to enforce Type-C requirement that VBUS must be at VSafe0V before re-enabling VBUS." The current HD3SS3220 driver doesn't have this functionality present. So, putting the first USB controller in device mode for now. Once the vbus control based on ID pin is implemented in hd3ss3220.c, the usb-c-connector will be implemented and dr mode would be made OTG. Signed-off-by: Krishna Kurapati Signed-off-by: Wasim Nazir --- arch/arm64/boot/dts/qcom/lemans-evk.dts | 23 +++++++++++++++++++++++ 1 file changed, 23 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans-evk.dts b/arch/arm64/boot/dts/= qcom/lemans-evk.dts index d85686d55994..b67b909fb97f 100644 --- a/arch/arm64/boot/dts/qcom/lemans-evk.dts +++ b/arch/arm64/boot/dts/qcom/lemans-evk.dts @@ -538,6 +538,29 @@ &ufs_mem_phy { status =3D "okay"; }; =20 +&usb_0 { + status =3D "okay"; +}; + +&usb_0_dwc3 { + dr_mode =3D "peripheral"; +}; + +&usb_0_hsphy { + vdda-pll-supply =3D <&vreg_l7a>; + vdda18-supply =3D <&vreg_l6c>; + vdda33-supply =3D <&vreg_l9a>; + + status =3D "okay"; +}; + +&usb_0_qmpphy { + vdda-phy-supply =3D <&vreg_l1c>; + vdda-pll-supply =3D <&vreg_l7a>; + + status =3D "okay"; +}; + &xo_board_clk { clock-frequency =3D <38400000>; }; --=20 2.51.0