From nobody Fri Oct 3 08:48:19 2025 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5114531062C for ; Wed, 3 Sep 2025 14:24:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756909485; cv=none; b=AYu1TUy0ri0DAVKIZ2GE5GJ8MuckPWUcAIa0RU+foOLW0AlVNX4fI7lJadF/YGcsxVJERYqYifKtc3w8qTJLtXuiTRjGO3cUmsSSywJcHT+znlyjvfX6ipAB4fTi40Ne5a7S7ZqKPsFVWwkqw4MayrEjwQ4XyvO/XabD803n9CY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756909485; c=relaxed/simple; bh=RvVu8WG3URT0piw1f9aHSn6PXTY0B6dQgb9rqghC/4w=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lBGzh0B5L7IV+8GX6NL5RDqfjyIf5deJM+PXwbKzI9hUeGuZhiDu1UNKD9PD7KpHbfsx5eUQFf4Twh6h6rm6P5OZqc0vq09P/ybYG4fspef1LpORkA5sdDO8KLIhREv7aPUilurtfYhqDGhEmdMVd8ugYYtDk+pohpcwfsbqOdw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=KicgsX96; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="KicgsX96" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-3d1bf79d758so3558960f8f.1 for ; Wed, 03 Sep 2025 07:24:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1756909482; x=1757514282; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ZZbVcQ7R2zHEYwsuttT1wvqzwe94E7jrI8+7P5FABrY=; b=KicgsX96ju3y8VLrIaIcv98RtueUIO4cGibpTEdPtz03citlr+CqJvXkK6OqklY85n bBLmCMAqhuGTHRDFirDzotFzp9xgo238JYVPH5Q8/SdNDjRYoIAUoQdfhC7fDOo3Zg1/ wejJwh7j88LJnMnQ7uoZBklTXbT7Yc6YLNzfrlvtkcGNNZMpHC2+bJeRZRORtSNVJNm8 vay4kScrz9hFBDDyYhTxYFzrT+9YVYee/ASCxv4O6CvlF0Q/24HTkm7RFvL6InJo8xYa nvzw4jhMQdnxC5bHeXuD5NoRORFS+GZnyOkVA95ffhHElqHnEd0UdK5OMT73y+fiuy7y jOMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756909482; x=1757514282; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ZZbVcQ7R2zHEYwsuttT1wvqzwe94E7jrI8+7P5FABrY=; b=NkVaz4oXxOX4mU+1rNYSq8d+vPkOH43n82UwyGcFjjc2kL4M7u7m4Vp2+31KHeNvgu o21kPwArkoIbzXloGBkkr7p4IpcTBt6aumCLhQbrgQ3BHLtVClek2EA56+X6S6NSviG6 xT5sMDDPSI6naYhzMr2h/n2qZpOLuAHkRI7o6ankYoeluLeDRWEah7F91qD9YGUyZ79/ mQltzMqt8mu1aM+ZH041SIugEDsp/oBkqSnrE5a/VqPHYdlJ4jD1Bev9/za3dt+6rS7X 9IZoiLaDkPlE3JlbSL9lPBPVkwjilgtxxji52J0gAb6wp95gKuhmKxqXBQTwBScbF8Ir +ANA== X-Forwarded-Encrypted: i=1; AJvYcCWVcDm2ncFpqQNdX3ENkhtYNbGycze60KhXDWinsBu12J//382J1pfYeZTW/Pynu/nQmu6SfI49RnvDAac=@vger.kernel.org X-Gm-Message-State: AOJu0Yw+PIGn3rbEc1CZjFxUSESe9pg7bIiQHpqZh3TRtRWdC6wbTHpR Q/f6mkP2WUmNFfsaQxAXVKY1Kmdz/GWzJS0qTXsvUXRo/gtcLE8oggr26V7v+DT5Iz6hCOMm5Du 43PvT2Tw= X-Gm-Gg: ASbGncsslvQ1PO7vHE6swDPNrTNaq0C9kuFBgqeFPpuwD/Yy5jG5ZDVIhZUEVfGQZ2F LwFWIYn8FiFAvkCVygITBF6F2orE5oCm+xWrKywnGZh7NLCILkmMzCquH8o3iODdhf3CgQbQ57u wJdmN9c9BAiRrjgChHSSAlHQYO1XMVufgaKvbQh8K5Ey2FWUh4kNCXsrdf65eBTFUyxj4B3k/aG sMgHXIn3frIjXyXwreDtNt2y+rQMJCQ8i8idBhD6aBfyrslAZXsM/1DZBnhkuSWK6vX/NLoNK0y uJQSA5Z+RceZUH2dDLP1/DypX2aizF+HIXQNQQpjiUU6NSd5hKG3tykNbcAtiV8NkbT5rQl67GT jcvCGOglHtfkcicpJbYiuNT6uUHSobkoIxJlpHKKUiWKC1mjKFlspKztisqrRLvPX41bRIn4MQ6 2Krw== X-Google-Smtp-Source: AGHT+IEefxdNdOTsW4vdwQbHqaAngaNCgyu2rcB3OK+6fZm5BdYSAsZajLFp4AY7qaDdu3HIEjq2qw== X-Received: by 2002:a05:6000:4022:b0:3d6:781e:9fcc with SMTP id ffacd0b85a97d-3d6781ea586mr10621419f8f.60.1756909481589; Wed, 03 Sep 2025 07:24:41 -0700 (PDT) Received: from ta2.c.googlers.com (219.43.233.35.bc.googleusercontent.com. [35.233.43.219]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3dc1cd4a7d2sm3996035f8f.33.2025.09.03.07.24.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Sep 2025 07:24:40 -0700 (PDT) From: Tudor Ambarus Date: Wed, 03 Sep 2025 14:24:37 +0000 Subject: [PATCH v3 3/3] arm64: dts: exynos: gs101: add OPPs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250903-acpm-dvfs-dt-v3-3-f24059e5cd95@linaro.org> References: <20250903-acpm-dvfs-dt-v3-0-f24059e5cd95@linaro.org> In-Reply-To: <20250903-acpm-dvfs-dt-v3-0-f24059e5cd95@linaro.org> To: Peter Griffin , =?utf-8?q?Andr=C3=A9_Draszik?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Catalin Marinas , Will Deacon Cc: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, willmcvicker@google.com, kernel-team@android.com, Tudor Ambarus X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1756909477; l=8499; i=tudor.ambarus@linaro.org; s=20241212; h=from:subject:message-id; bh=RvVu8WG3URT0piw1f9aHSn6PXTY0B6dQgb9rqghC/4w=; b=zx9QGLCrHs6y/TeSxlErivRRhCI+pDqOMKBKPWbNo08SjuusXP7t1+67s6yCJm2woRrpVz8em HzBsC0MKCTEAlz19WRgfqpdtOP9n0i7djOGv2l0IIjmShxk7eX3hRbl X-Developer-Key: i=tudor.ambarus@linaro.org; a=ed25519; pk=uQzE0NXo3dIjeowMTOPCpIiPHEz12IA/MbyzrZVh9WI= Add operating performance points (OPPs). Signed-off-by: Tudor Ambarus --- arch/arm64/boot/dts/exynos/google/gs101.dtsi | 275 +++++++++++++++++++++++= ++++ 1 file changed, 275 insertions(+) diff --git a/arch/arm64/boot/dts/exynos/google/gs101.dtsi b/arch/arm64/boot= /dts/exynos/google/gs101.dtsi index e355fafe2276fdfbcb573600474cbdd26a654e7c..e810aea40b36e4e8bdbaf77513a= b1d4f058307f7 100644 --- a/arch/arm64/boot/dts/exynos/google/gs101.dtsi +++ b/arch/arm64/boot/dts/exynos/google/gs101.dtsi @@ -78,6 +78,7 @@ cpu0: cpu@0 { cpu-idle-states =3D <&ananke_cpu_sleep>; capacity-dmips-mhz =3D <250>; dynamic-power-coefficient =3D <70>; + operating-points-v2 =3D <&cpucl0_opp_table>; }; =20 cpu1: cpu@100 { @@ -89,6 +90,7 @@ cpu1: cpu@100 { cpu-idle-states =3D <&ananke_cpu_sleep>; capacity-dmips-mhz =3D <250>; dynamic-power-coefficient =3D <70>; + operating-points-v2 =3D <&cpucl0_opp_table>; }; =20 cpu2: cpu@200 { @@ -100,6 +102,7 @@ cpu2: cpu@200 { cpu-idle-states =3D <&ananke_cpu_sleep>; capacity-dmips-mhz =3D <250>; dynamic-power-coefficient =3D <70>; + operating-points-v2 =3D <&cpucl0_opp_table>; }; =20 cpu3: cpu@300 { @@ -111,6 +114,7 @@ cpu3: cpu@300 { cpu-idle-states =3D <&ananke_cpu_sleep>; capacity-dmips-mhz =3D <250>; dynamic-power-coefficient =3D <70>; + operating-points-v2 =3D <&cpucl0_opp_table>; }; =20 cpu4: cpu@400 { @@ -122,6 +126,7 @@ cpu4: cpu@400 { cpu-idle-states =3D <&enyo_cpu_sleep>; capacity-dmips-mhz =3D <620>; dynamic-power-coefficient =3D <284>; + operating-points-v2 =3D <&cpucl1_opp_table>; }; =20 cpu5: cpu@500 { @@ -133,6 +138,7 @@ cpu5: cpu@500 { cpu-idle-states =3D <&enyo_cpu_sleep>; capacity-dmips-mhz =3D <620>; dynamic-power-coefficient =3D <284>; + operating-points-v2 =3D <&cpucl1_opp_table>; }; =20 cpu6: cpu@600 { @@ -144,6 +150,7 @@ cpu6: cpu@600 { cpu-idle-states =3D <&hera_cpu_sleep>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <650>; + operating-points-v2 =3D <&cpucl2_opp_table>; }; =20 cpu7: cpu@700 { @@ -155,6 +162,7 @@ cpu7: cpu@700 { cpu-idle-states =3D <&hera_cpu_sleep>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <650>; + operating-points-v2 =3D <&cpucl2_opp_table>; }; =20 idle-states { @@ -192,6 +200,273 @@ hera_cpu_sleep: cpu-hera-sleep { }; }; =20 + cpucl0_opp_table: opp-table-0 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + opp-microvolt =3D <537500>; + clock-latency-ns =3D <5000000>; + }; + + opp-574000000 { + opp-hz =3D /bits/ 64 <574000000>; + opp-microvolt =3D <600000>; + clock-latency-ns =3D <5000000>; + }; + + opp-738000000 { + opp-hz =3D /bits/ 64 <738000000>; + opp-microvolt =3D <618750>; + clock-latency-ns =3D <5000000>; + }; + + opp-930000000 { + opp-hz =3D /bits/ 64 <930000000>; + opp-microvolt =3D <668750>; + clock-latency-ns =3D <5000000>; + }; + + opp-1098000000 { + opp-hz =3D /bits/ 64 <1098000000>; + opp-microvolt =3D <712500>; + clock-latency-ns =3D <5000000>; + }; + + opp-1197000000 { + opp-hz =3D /bits/ 64 <1197000000>; + opp-microvolt =3D <731250>; + clock-latency-ns =3D <5000000>; + }; + + opp-1328000000 { + opp-hz =3D /bits/ 64 <1328000000>; + opp-microvolt =3D <762500>; + clock-latency-ns =3D <5000000>; + }; + + opp-1401000000 { + opp-hz =3D /bits/ 64 <1401000000>; + opp-microvolt =3D <781250>; + clock-latency-ns =3D <5000000>; + }; + + opp-1598000000 { + opp-hz =3D /bits/ 64 <1598000000>; + opp-microvolt =3D <831250>; + clock-latency-ns =3D <5000000>; + }; + + opp-1704000000 { + opp-hz =3D /bits/ 64 <1704000000>; + opp-microvolt =3D <862500>; + clock-latency-ns =3D <5000000>; + }; + + opp-1803000000 { + opp-hz =3D /bits/ 64 <1803000000>; + opp-microvolt =3D <906250>; + clock-latency-ns =3D <5000000>; + }; + }; + + cpucl1_opp_table: opp-table-1 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-400000000 { + opp-hz =3D /bits/ 64 <400000000>; + opp-microvolt =3D <506250>; + clock-latency-ns =3D <5000000>; + }; + + opp-553000000 { + opp-hz =3D /bits/ 64 <553000000>; + opp-microvolt =3D <537500>; + clock-latency-ns =3D <5000000>; + }; + + opp-696000000 { + opp-hz =3D /bits/ 64 <696000000>; + opp-microvolt =3D <562500>; + clock-latency-ns =3D <5000000>; + }; + + opp-799000000 { + opp-hz =3D /bits/ 64 <799000000>; + opp-microvolt =3D <581250>; + clock-latency-ns =3D <5000000>; + }; + + opp-910000000 { + opp-hz =3D /bits/ 64 <910000000>; + opp-microvolt =3D <606250>; + clock-latency-ns =3D <5000000>; + }; + + opp-1024000000 { + opp-hz =3D /bits/ 64 <1024000000>; + opp-microvolt =3D <625000>; + clock-latency-ns =3D <5000000>; + }; + + opp-1197000000 { + opp-hz =3D /bits/ 64 <1197000000>; + opp-microvolt =3D <662500>; + clock-latency-ns =3D <5000000>; + }; + + opp-1328000000 { + opp-hz =3D /bits/ 64 <1328000000>; + opp-microvolt =3D <687500>; + clock-latency-ns =3D <5000000>; + }; + + opp-1491000000 { + opp-hz =3D /bits/ 64 <1491000000>; + opp-microvolt =3D <731250>; + clock-latency-ns =3D <5000000>; + }; + + opp-1663000000 { + opp-hz =3D /bits/ 64 <1663000000>; + opp-microvolt =3D <775000>; + clock-latency-ns =3D <5000000>; + }; + + opp-1836000000 { + opp-hz =3D /bits/ 64 <1836000000>; + opp-microvolt =3D <818750>; + clock-latency-ns =3D <5000000>; + }; + + opp-1999000000 { + opp-hz =3D /bits/ 64 <1999000000>; + opp-microvolt =3D <868750>; + clock-latency-ns =3D <5000000>; + }; + + opp-2130000000 { + opp-hz =3D /bits/ 64 <2130000000>; + opp-microvolt =3D <918750>; + clock-latency-ns =3D <5000000>; + }; + + opp-2253000000 { + opp-hz =3D /bits/ 64 <2253000000>; + opp-microvolt =3D <968750>; + clock-latency-ns =3D <5000000>; + }; + }; + + cpucl2_opp_table: opp-table-2 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-500000000 { + opp-hz =3D /bits/ 64 <500000000>; + opp-microvolt =3D <500000>; + clock-latency-ns =3D <5000000>; + }; + + opp-851000000 { + opp-hz =3D /bits/ 64 <851000000>; + opp-microvolt =3D <556250>; + clock-latency-ns =3D <5000000>; + }; + + opp-984000000 { + opp-hz =3D /bits/ 64 <984000000>; + opp-microvolt =3D <575000>; + clock-latency-ns =3D <5000000>; + }; + + opp-1106000000 { + opp-hz =3D /bits/ 64 <1106000000>; + opp-microvolt =3D <606250>; + clock-latency-ns =3D <5000000>; + }; + + opp-1277000000 { + opp-hz =3D /bits/ 64 <1277000000>; + opp-microvolt =3D <631250>; + clock-latency-ns =3D <5000000>; + }; + + opp-1426000000 { + opp-hz =3D /bits/ 64 <1426000000>; + opp-microvolt =3D <662500>; + clock-latency-ns =3D <5000000>; + }; + + opp-1582000000 { + opp-hz =3D /bits/ 64 <1582000000>; + opp-microvolt =3D <693750>; + clock-latency-ns =3D <5000000>; + }; + + opp-1745000000 { + opp-hz =3D /bits/ 64 <1745000000>; + opp-microvolt =3D <731250>; + clock-latency-ns =3D <5000000>; + }; + + opp-1826000000 { + opp-hz =3D /bits/ 64 <1826000000>; + opp-microvolt =3D <750000>; + clock-latency-ns =3D <5000000>; + }; + + opp-2048000000 { + opp-hz =3D /bits/ 64 <2048000000>; + opp-microvolt =3D <793750>; + clock-latency-ns =3D <5000000>; + }; + + opp-2188000000 { + opp-hz =3D /bits/ 64 <2188000000>; + opp-microvolt =3D <831250>; + clock-latency-ns =3D <5000000>; + }; + + opp-2252000000 { + opp-hz =3D /bits/ 64 <2252000000>; + opp-microvolt =3D <850000>; + clock-latency-ns =3D <5000000>; + }; + + opp-2401000000 { + opp-hz =3D /bits/ 64 <2401000000>; + opp-microvolt =3D <887500>; + clock-latency-ns =3D <5000000>; + }; + + opp-2507000000 { + opp-hz =3D /bits/ 64 <2507000000>; + opp-microvolt =3D <925000>; + clock-latency-ns =3D <5000000>; + }; + + opp-2630000000 { + opp-hz =3D /bits/ 64 <2630000000>; + opp-microvolt =3D <968750>; + clock-latency-ns =3D <5000000>; + }; + + opp-2704000000 { + opp-hz =3D /bits/ 64 <2704000000>; + opp-microvolt =3D <1000000>; + clock-latency-ns =3D <5000000>; + }; + + opp-2802000000 { + opp-hz =3D /bits/ 64 <2802000000>; + opp-microvolt =3D <1056250>; + clock-latency-ns =3D <5000000>; + }; + }; + /* ect node is required to be present by bootloader */ ect { }; --=20 2.51.0.338.gd7d06c2dae-goog