From nobody Fri Oct 3 11:20:59 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 683832E7F15; Tue, 2 Sep 2025 07:56:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756799794; cv=none; b=DCAQg/lKLWFz++duYjfCEae4Cg9Yaof6NWRGbu7KTNWGJjnL/2FWc8Do25ghO9KJwti5kOESvNNUEga/HQ27YO2LIgdiauhEOqpRMUpddxDFQc3JUvRlFQDX/JinwrPlL4Pou1iBcTqc2YoefVvd1GDC31k7mQ5JpffSOLOuoak= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756799794; c=relaxed/simple; bh=TB1dOd76PEJ5mgVTi3H1IPzDArXUmTgjE1tKSSsdtws=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Xnro2pL4w04byO+oScWqKz41q8mlZ4t4wtXxuZWazWENOkHQmgrsRxgiM5qAaBO+UNq2++MOwUOB1d1+hI5V3fAmMiAVTrol07hbTWFPU1xDaM/C7PnKfkagtBYwMmfgrp94zTDDf15QQMZ8O3ERhXN+MMSYGHgxfOm0R65G4bs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=haoLTgX8; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="haoLTgX8" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1756799792; x=1788335792; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=TB1dOd76PEJ5mgVTi3H1IPzDArXUmTgjE1tKSSsdtws=; b=haoLTgX8xZNYEZ2gen4IHT9QVaJmT4AZ0uPn0zhL86aDd93kHJB26kcr a+DtV7wyUAVyZoFD8uhsN8BNMnuyi0g0k0ukhCOQaQuasveJiXRyE8Ir0 ZRlzrGArPt/NJ2SNtHL299hKNZi5rVJOSUX9DpCgLys74w6ui6e4NaXY3 aLW0iMVpk4+nn0W+gews7QJQGi0gCDHrZRar7PbowhDnfCpf12GwWU04Z jyLqZPH3emYpC+03tUpkxhY6X+UMt8cYEyyv9XsfgpKm2Nm7dZg9iqjph B9ehhCXU1YSqlAd7GmdZgiUTrRhAdhfP0Mh/eXsotqGSDnSCa6F5YzyMp w==; X-CSE-ConnectionGUID: Oo81X4TNRaaQSutmf5DBgg== X-CSE-MsgGUID: IMFoVAFOTfCHdTNldPpJnA== X-IronPort-AV: E=Sophos;i="6.18,230,1751266800"; d="scan'208";a="46488626" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa2.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 02 Sep 2025 00:56:24 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.44; Tue, 2 Sep 2025 00:56:11 -0700 Received: from valentina.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.44 via Frontend Transport; Tue, 2 Sep 2025 00:56:09 -0700 From: Valentina Fernandez To: , , , , , , , , CC: , , Subject: [PATCH v2 1/5] riscv: dts: microchip: add common board dtsi for icicle kit variants Date: Tue, 2 Sep 2025 08:55:44 +0100 Message-ID: <20250902075548.1967613-2-valentina.fernandezalanis@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250902075548.1967613-1-valentina.fernandezalanis@microchip.com> References: <20250902075548.1967613-1-valentina.fernandezalanis@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" In preparation for supporting the Icicle Kit with production silicon, add a common board dtsi for the icicle kit with hardware shared by both the engineering sample and production versions. Signed-off-by: Valentina Fernandez --- .../dts/microchip/mpfs-icicle-kit-common.dtsi | 247 ++++++++++++++++++ .../boot/dts/microchip/mpfs-icicle-kit.dts | 241 +---------------- 2 files changed, 248 insertions(+), 240 deletions(-) create mode 100644 arch/riscv/boot/dts/microchip/mpfs-icicle-kit-common.dt= si diff --git a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-common.dtsi b/ar= ch/riscv/boot/dts/microchip/mpfs-icicle-kit-common.dtsi new file mode 100644 index 000000000000..eafea3b69cd7 --- /dev/null +++ b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-common.dtsi @@ -0,0 +1,247 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* Copyright (c) 2025 Microchip Technology Inc */ + +/dts-v1/; + +#include "mpfs.dtsi" +#include "mpfs-icicle-kit-fabric.dtsi" +#include +#include + +/ { + aliases { + ethernet0 =3D &mac1; + serial0 =3D &mmuart0; + serial1 =3D &mmuart1; + serial2 =3D &mmuart2; + serial3 =3D &mmuart3; + serial4 =3D &mmuart4; + }; + + chosen { + stdout-path =3D "serial1:115200n8"; + }; + + leds { + compatible =3D "gpio-leds"; + + led-1 { + gpios =3D <&gpio2 16 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led1"; + }; + + led-2 { + gpios =3D <&gpio2 17 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led2"; + }; + + led-3 { + gpios =3D <&gpio2 18 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led3"; + }; + + led-4 { + gpios =3D <&gpio2 19 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led4"; + }; + }; + + ddrc_cache_lo: memory@80000000 { + device_type =3D "memory"; + reg =3D <0x0 0x80000000 0x0 0x40000000>; + status =3D "okay"; + }; + + ddrc_cache_hi: memory@1040000000 { + device_type =3D "memory"; + reg =3D <0x10 0x40000000 0x0 0x40000000>; + status =3D "okay"; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + hss_payload: region@BFC00000 { + reg =3D <0x0 0xBFC00000 0x0 0x400000>; + no-map; + }; + }; +}; + +&core_pwm0 { + status =3D "okay"; +}; + +&gpio2 { + interrupts =3D <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>; + status =3D "okay"; +}; + +&i2c0 { + status =3D "okay"; +}; + +&i2c1 { + status =3D "okay"; + + power-monitor@10 { + compatible =3D "microchip,pac1934"; + reg =3D <0x10>; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + channel@1 { + reg =3D <0x1>; + shunt-resistor-micro-ohms =3D <10000>; + label =3D "VDDREG"; + }; + + channel@2 { + reg =3D <0x2>; + shunt-resistor-micro-ohms =3D <10000>; + label =3D "VDDA25"; + }; + + channel@3 { + reg =3D <0x3>; + shunt-resistor-micro-ohms =3D <10000>; + label =3D "VDD25"; + }; + + channel@4 { + reg =3D <0x4>; + shunt-resistor-micro-ohms =3D <10000>; + label =3D "VDDA_REG"; + }; + }; +}; + +&i2c2 { + status =3D "okay"; +}; + +&mac0 { + phy-mode =3D "sgmii"; + phy-handle =3D <&phy0>; + status =3D "okay"; +}; + +&mac1 { + phy-mode =3D "sgmii"; + phy-handle =3D <&phy1>; + status =3D "okay"; + + phy1: ethernet-phy@9 { + reg =3D <9>; + }; + + phy0: ethernet-phy@8 { + reg =3D <8>; + }; +}; + +&mbox { + status =3D "okay"; +}; + +&mmc { + bus-width =3D <4>; + disable-wp; + cap-sd-highspeed; + cap-mmc-highspeed; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-sdr104; + status =3D "okay"; +}; + +&mmuart1 { + status =3D "okay"; +}; + +&mmuart2 { + status =3D "okay"; +}; + +&mmuart3 { + status =3D "okay"; +}; + +&mmuart4 { + status =3D "okay"; +}; + +&pcie { + status =3D "okay"; +}; + +&qspi { + status =3D "okay"; +}; + +&refclk { + clock-frequency =3D <125000000>; +}; + +&refclk_ccc { + clock-frequency =3D <50000000>; +}; + +&rtc { + status =3D "okay"; +}; + +&spi0 { + status =3D "okay"; +}; + +&spi1 { + status =3D "okay"; +}; + +&syscontroller { + status =3D "okay"; +}; + +&syscontroller_qspi { + /* + * The flash *is* there, but Icicle kits that have engineering sample + * silicon (write?) access to this flash to non-functional. The system + * controller itself can actually access it, but the MSS cannot write + * an image there. Instantiating a coreQSPI in the fabric & connecting + * it to the flash instead should work though. Pre-production or later + * silicon does not have this issue. + */ + status =3D "disabled"; + + sys_ctrl_flash: flash@0 { // MT25QL01GBBB8ESF-0SIT + compatible =3D "jedec,spi-nor"; + #address-cells =3D <1>; + #size-cells =3D <1>; + spi-max-frequency =3D <20000000>; + spi-rx-bus-width =3D <1>; + reg =3D <0>; + }; +}; + +&usb { + status =3D "okay"; + dr_mode =3D "host"; +}; diff --git a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts b/arch/riscv= /boot/dts/microchip/mpfs-icicle-kit.dts index f80df225f72b..2cb08ed0946d 100644 --- a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts +++ b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts @@ -3,249 +3,10 @@ =20 /dts-v1/; =20 -#include "mpfs.dtsi" -#include "mpfs-icicle-kit-fabric.dtsi" -#include -#include +#include "mpfs-icicle-kit-common.dtsi" =20 / { model =3D "Microchip PolarFire-SoC Icicle Kit"; compatible =3D "microchip,mpfs-icicle-reference-rtlv2210", "microchip,mpf= s-icicle-kit", "microchip,mpfs"; - - aliases { - ethernet0 =3D &mac1; - serial0 =3D &mmuart0; - serial1 =3D &mmuart1; - serial2 =3D &mmuart2; - serial3 =3D &mmuart3; - serial4 =3D &mmuart4; - }; - - chosen { - stdout-path =3D "serial1:115200n8"; - }; - - leds { - compatible =3D "gpio-leds"; - - led-1 { - gpios =3D <&gpio2 16 GPIO_ACTIVE_HIGH>; - color =3D ; - label =3D "led1"; - }; - - led-2 { - gpios =3D <&gpio2 17 GPIO_ACTIVE_HIGH>; - color =3D ; - label =3D "led2"; - }; - - led-3 { - gpios =3D <&gpio2 18 GPIO_ACTIVE_HIGH>; - color =3D ; - label =3D "led3"; - }; - - led-4 { - gpios =3D <&gpio2 19 GPIO_ACTIVE_HIGH>; - color =3D ; - label =3D "led4"; - }; - }; - - ddrc_cache_lo: memory@80000000 { - device_type =3D "memory"; - reg =3D <0x0 0x80000000 0x0 0x40000000>; - status =3D "okay"; - }; - - ddrc_cache_hi: memory@1040000000 { - device_type =3D "memory"; - reg =3D <0x10 0x40000000 0x0 0x40000000>; - status =3D "okay"; - }; - - reserved-memory { - #address-cells =3D <2>; - #size-cells =3D <2>; - ranges; - - hss_payload: region@BFC00000 { - reg =3D <0x0 0xBFC00000 0x0 0x400000>; - no-map; - }; - }; -}; - -&core_pwm0 { - status =3D "okay"; -}; - -&gpio2 { - interrupts =3D <53>, <53>, <53>, <53>, - <53>, <53>, <53>, <53>, - <53>, <53>, <53>, <53>, - <53>, <53>, <53>, <53>, - <53>, <53>, <53>, <53>, - <53>, <53>, <53>, <53>, - <53>, <53>, <53>, <53>, - <53>, <53>, <53>, <53>; - status =3D "okay"; -}; - -&i2c0 { - status =3D "okay"; -}; - -&i2c1 { - status =3D "okay"; - - power-monitor@10 { - compatible =3D "microchip,pac1934"; - reg =3D <0x10>; - - #address-cells =3D <1>; - #size-cells =3D <0>; - - channel@1 { - reg =3D <0x1>; - shunt-resistor-micro-ohms =3D <10000>; - label =3D "VDDREG"; - }; - - channel@2 { - reg =3D <0x2>; - shunt-resistor-micro-ohms =3D <10000>; - label =3D "VDDA25"; - }; - - channel@3 { - reg =3D <0x3>; - shunt-resistor-micro-ohms =3D <10000>; - label =3D "VDD25"; - }; - - channel@4 { - reg =3D <0x4>; - shunt-resistor-micro-ohms =3D <10000>; - label =3D "VDDA_REG"; - }; - }; -}; - -&i2c2 { - status =3D "okay"; -}; - -&mac0 { - phy-mode =3D "sgmii"; - phy-handle =3D <&phy0>; - status =3D "okay"; -}; - -&mac1 { - phy-mode =3D "sgmii"; - phy-handle =3D <&phy1>; - status =3D "okay"; - - phy1: ethernet-phy@9 { - reg =3D <9>; - }; - - phy0: ethernet-phy@8 { - reg =3D <8>; - }; -}; - -&mbox { - status =3D "okay"; -}; - -&mmc { - bus-width =3D <4>; - disable-wp; - cap-sd-highspeed; - cap-mmc-highspeed; - mmc-ddr-1_8v; - mmc-hs200-1_8v; - sd-uhs-sdr12; - sd-uhs-sdr25; - sd-uhs-sdr50; - sd-uhs-sdr104; - status =3D "okay"; -}; - -&mmuart1 { - status =3D "okay"; -}; - -&mmuart2 { - status =3D "okay"; -}; - -&mmuart3 { - status =3D "okay"; -}; - -&mmuart4 { - status =3D "okay"; -}; - -&pcie { - status =3D "okay"; -}; - -&qspi { - status =3D "okay"; -}; - -&refclk { - clock-frequency =3D <125000000>; -}; - -&refclk_ccc { - clock-frequency =3D <50000000>; -}; - -&rtc { - status =3D "okay"; -}; - -&spi0 { - status =3D "okay"; -}; - -&spi1 { - status =3D "okay"; -}; - -&syscontroller { - status =3D "okay"; -}; - -&syscontroller_qspi { - /* - * The flash *is* there, but Icicle kits that have engineering sample - * silicon (write?) access to this flash to non-functional. The system - * controller itself can actually access it, but the MSS cannot write - * an image there. Instantiating a coreQSPI in the fabric & connecting - * it to the flash instead should work though. Pre-production or later - * silicon does not have this issue. - */ - status =3D "disabled"; - - sys_ctrl_flash: flash@0 { // MT25QL01GBBB8ESF-0SIT - compatible =3D "jedec,spi-nor"; - #address-cells =3D <1>; - #size-cells =3D <1>; - spi-max-frequency =3D <20000000>; - spi-rx-bus-width =3D <1>; - reg =3D <0>; - }; -}; - -&usb { - status =3D "okay"; - dr_mode =3D "host"; }; --=20 2.34.1 From nobody Fri Oct 3 11:20:59 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DB552E8B93; Tue, 2 Sep 2025 07:56:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756799806; cv=none; b=THSy99+cstWZTIq1p1IwH5X+lz++6lookuKaACY+t8D7GQWUq8GaA3TcA0B+VUY3uo4QUfSsj7Sm4QolzAn+QQ/iDmjRsO/OQ+yqzEUKWno9JbHhN0M69XSqrno+sO1561DYUKJKMZZzmCuRC5iEssfCvsz+lPZqvzu3hh7woJA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756799806; c=relaxed/simple; bh=Pkx8x1NkgVeuO4YFWXM02HHwwX1ANgOv0kGU1edmzoE=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=MJuLogAHKLdP3GGfeOgmkjSkpdcK7HgaEUqZYR4PPhgYlxEvu2goj7ubMaizWcBjmWPN/64+M1c4a2vuorIS9MoW5aLR9ffkoCpv7VmkSzwAJd5JvpSxdTTUTBr6jjm/FAbF/a6QHt08mlyzom3CS6OHRaLeuvT37RK0EdpxG/c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=CHof0X15; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="CHof0X15" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1756799806; x=1788335806; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=Pkx8x1NkgVeuO4YFWXM02HHwwX1ANgOv0kGU1edmzoE=; b=CHof0X15Ew0TCofGthVH4yun1nGq15mPK3G+cvh/RAbOaN/er8ykkl+W xvKCWpZM/VGIfayaNGb0BfrfVpz+Z7Kgq8eSTEEE1oy49ZAC3qW2+L0ge O/xoteTzggn/cLIFm9CDGB8dMx3R3HMFdQk00akk5mGJi2A1oljPZ+2D3 Pt6ZTAAFTm4hvBpsUVChNJ8oX43dB+ufY+uuwo2hNCCHYDq+nr4mqvd7Z hfB/34cNEhJnvsSjRnh/L1SPdJm7X67Yf/tvEUGwQkENJPLNFBQuBQlUG XRp39SnjPzeNBRwcAHNf1IudXwExAMbRP85QS9CTZNb6diols1x7boVBl g==; X-CSE-ConnectionGUID: I0e7JmeXSliqGe+ljgjh1Q== X-CSE-MsgGUID: 67nz6IXDQCmfVro4rUwmeA== X-IronPort-AV: E=Sophos;i="6.18,230,1751266800"; d="scan'208";a="45916747" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 02 Sep 2025 00:56:45 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.44; Tue, 2 Sep 2025 00:56:14 -0700 Received: from valentina.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.44 via Frontend Transport; Tue, 2 Sep 2025 00:56:11 -0700 From: Valentina Fernandez To: , , , , , , , , CC: , , Subject: [PATCH v2 2/5] dt-bindings: riscv: microchip: document icicle kit with production device Date: Tue, 2 Sep 2025 08:55:45 +0100 Message-ID: <20250902075548.1967613-3-valentina.fernandezalanis@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250902075548.1967613-1-valentina.fernandezalanis@microchip.com> References: <20250902075548.1967613-1-valentina.fernandezalanis@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" With the introduction of the Icicle Kit using the production MPFS250T device, it's necessary to distinguish it from the engineering sample (-es) variant. Engineering samples cannot write to flash from the MSS, as noted in the PolarFire SoC FPGA ES errata. Add specific compatibles for the Icicle Kit with Production device (MPFS250T) and Icicle Kit with Engineering Sample (MPFS250T_ES). The icicle kit reference designs in the v2025.07 release include the Mi-V IHC IP v2, used to send/receive data between clusters when using Asymmetric Multiprocessing (AMP) mode. In reference design releases prior to v2025.07, the MI-V IHC subsystem was included as a proof of concept in the design prior to becoming an IP available in the Libero catalog. Among other improvements, the new Mi-V IHC IP v2 includes some changes to the register map. For this reason, make use of a new reference design compatible to denote that v2025.07 reference design releases are not backwards compatible. Signed-off-by: Valentina Fernandez --- Documentation/devicetree/bindings/riscv/microchip.yaml | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/Documentation/devicetree/bindings/riscv/microchip.yaml b/Docum= entation/devicetree/bindings/riscv/microchip.yaml index 78ce76ae1b6d..8ddc5c02973e 100644 --- a/Documentation/devicetree/bindings/riscv/microchip.yaml +++ b/Documentation/devicetree/bindings/riscv/microchip.yaml @@ -18,10 +18,18 @@ properties: const: '/' compatible: oneOf: + - items: + - const: microchip,mpfs-icicle-prod-reference-rtl-v2507 + - const: microchip,mpfs-icicle-kit-prod + - const: microchip,mpfs-icicle-kit + - const: microchip,mpfs-prod + - const: microchip,mpfs + - items: - enum: - microchip,mpfs-icicle-reference-rtlv2203 - microchip,mpfs-icicle-reference-rtlv2210 + - microchip,mpfs-icicle-es-reference-rtl-v2507 - const: microchip,mpfs-icicle-kit - const: microchip,mpfs =20 --=20 2.34.1 From nobody Fri Oct 3 11:20:59 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 055132E8DE7; Tue, 2 Sep 2025 07:56:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756799809; cv=none; b=J96IaouMSWeIzdyJE/XKD3sKuM8fm6Bl5vZqduFsKm8lUh6DpMV0opqdO1BF6pyN9j+LG/fCL3x+cCNrLRvu/gxrebdMB66CEyio3aalChzhds6bozZFIYtplP4zOJQUE+kMFITRqdw2r7egBrTrgGD9uuz6Bf8D0AhzQCeZvBs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756799809; c=relaxed/simple; bh=gpnfdQEv0xVyAvn+ZbbbXsS8YDrJU/mvq+vj/xwMpBg=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Ft9GHDZoHajlzVtOmBPhIguLrPrGWUHrMWjDP+NHyCjQzi9+qPwCY085B1N+fiGl5gVrG83ZIKphCDBm7dRf4N8AMeJfaVcysyCxTKUjSrGE/vIJLABrPdbd6gHS80uTpmHXsrFgrUx9XiOt+nL0WqkXfJMmwAGn/sVLlBqtJtQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=PlC9HWcA; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="PlC9HWcA" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1756799807; x=1788335807; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=gpnfdQEv0xVyAvn+ZbbbXsS8YDrJU/mvq+vj/xwMpBg=; b=PlC9HWcAEdDCDGwAxr+Ne8vxVrsh1XNt3Bg0TjDR3PfbC+eMc1DbnqOM wNkRH8mqyUPZU+gU5NxjdEpPmFJmpEh3t5//9Yh6vGyvLn+e8zcJWdgtB NmIFNokGZMoz97UlqL2xshdY/TBSKZK9mmWhAfNqHk01YygCYbGzhi0dG vTQKcN8L9ETQ5u8Ipt4grmwz5zPsiWY0qDWmOPSuNSA8TCmPzNTCczepe UuZmgBQtduep3yo4G3csPkt/eBTGoJwjPhWulxy+58AzMLZ3kZ8xK5mJG V1OciwRPweA20BoBll3RmrQnZHFqukSCROr08L9LABd04ysXIJ1CqcRwM w==; X-CSE-ConnectionGUID: I0e7JmeXSliqGe+ljgjh1Q== X-CSE-MsgGUID: 8c8O9HLSSmiAP/O4KF8OBg== X-IronPort-AV: E=Sophos;i="6.18,230,1751266800"; d="scan'208";a="45916748" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 02 Sep 2025 00:56:45 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.44; Tue, 2 Sep 2025 00:56:16 -0700 Received: from valentina.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.44 via Frontend Transport; Tue, 2 Sep 2025 00:56:14 -0700 From: Valentina Fernandez To: , , , , , , , , CC: , , Subject: [PATCH v2 3/5] riscv: dts: microchip: add icicle kit with production device Date: Tue, 2 Sep 2025 08:55:46 +0100 Message-ID: <20250902075548.1967613-4-valentina.fernandezalanis@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250902075548.1967613-1-valentina.fernandezalanis@microchip.com> References: <20250902075548.1967613-1-valentina.fernandezalanis@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" With the introduction of the Icicle Kit using the production MPFS250T device, it's necessary to distinguish it from the engineering sample (-es) variant. Engineering samples cannot write to flash from the MSS, as noted in the PolarFire SoC FPGA ES errata. Add a new device tree (mpfs-icicle-kit-prod.dts) for the production board which includes the icicle kit common dtsi and enable the system controller SPI flash, which is only accessible on production silicon. Remove redundant board compatible from fabric dtsi and update board compatibles for v2025.07 release, which includes Mi-V IHC v2 for AMP cluster communication. Fix formatting by using lowecase hex everywhere and remove reduntant status properties from common dtsi. Signed-off-by: Valentina Fernandez --- arch/riscv/boot/dts/microchip/Makefile | 1 + .../dts/microchip/mpfs-icicle-kit-common.dtsi | 10 ++++---- .../dts/microchip/mpfs-icicle-kit-fabric.dtsi | 23 ++++++++++++++++--- .../dts/microchip/mpfs-icicle-kit-prod.dts | 23 +++++++++++++++++++ .../boot/dts/microchip/mpfs-icicle-kit.dts | 3 ++- 5 files changed, 52 insertions(+), 8 deletions(-) create mode 100644 arch/riscv/boot/dts/microchip/mpfs-icicle-kit-prod.dts diff --git a/arch/riscv/boot/dts/microchip/Makefile b/arch/riscv/boot/dts/m= icrochip/Makefile index f51aeeb9fd3b..1e2f4e41bf0d 100644 --- a/arch/riscv/boot/dts/microchip/Makefile +++ b/arch/riscv/boot/dts/microchip/Makefile @@ -1,6 +1,7 @@ # SPDX-License-Identifier: GPL-2.0 dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) +=3D mpfs-beaglev-fire.dtb dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) +=3D mpfs-icicle-kit.dtb +dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) +=3D mpfs-icicle-kit-prod.dtb dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) +=3D mpfs-m100pfsevp.dtb dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) +=3D mpfs-polarberry.dtb dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) +=3D mpfs-sev-kit.dtb diff --git a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-common.dtsi b/ar= ch/riscv/boot/dts/microchip/mpfs-icicle-kit-common.dtsi index eafea3b69cd7..e01a216e6c3a 100644 --- a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-common.dtsi +++ b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-common.dtsi @@ -53,13 +53,11 @@ led-4 { ddrc_cache_lo: memory@80000000 { device_type =3D "memory"; reg =3D <0x0 0x80000000 0x0 0x40000000>; - status =3D "okay"; }; =20 ddrc_cache_hi: memory@1040000000 { device_type =3D "memory"; reg =3D <0x10 0x40000000 0x0 0x40000000>; - status =3D "okay"; }; =20 reserved-memory { @@ -67,8 +65,8 @@ reserved-memory { #size-cells =3D <2>; ranges; =20 - hss_payload: region@BFC00000 { - reg =3D <0x0 0xBFC00000 0x0 0x400000>; + hss_payload: region@bfc00000 { + reg =3D <0x0 0xbfc00000 0x0 0x400000>; no-map; }; }; @@ -134,6 +132,10 @@ &i2c2 { status =3D "okay"; }; =20 +&ihc { + status =3D "okay"; +}; + &mac0 { phy-mode =3D "sgmii"; phy-handle =3D <&phy0>; diff --git a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi b/ar= ch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi index a6dda55a2d1d..e673b676fd1a 100644 --- a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi +++ b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi @@ -2,9 +2,6 @@ /* Copyright (c) 2020-2021 Microchip Technology Inc */ =20 / { - compatible =3D "microchip,mpfs-icicle-reference-rtlv2210", "microchip,mpf= s-icicle-kit", - "microchip,mpfs"; - core_pwm0: pwm@40000000 { compatible =3D "microchip,corepwm-rtl-v4"; reg =3D <0x0 0x40000000 0x0 0xF0>; @@ -26,6 +23,26 @@ i2c2: i2c@40000200 { status =3D "disabled"; }; =20 + ihc: mailbox { + compatible =3D "microchip,sbi-ipc"; + interrupt-parent =3D <&plic>; + interrupts =3D <180>, <179>, <178>, <177>; + interrupt-names =3D "hart-1", "hart-2", "hart-3", "hart-4"; + #mbox-cells =3D <1>; + status =3D "disabled"; + }; + + mailbox@50000000 { + compatible =3D "microchip,miv-ihc-rtl-v2"; + reg =3D <0x0 0x50000000 0x0 0x1c000>; + interrupt-parent =3D <&plic>; + interrupts =3D <180>, <179>, <178>, <177>; + interrupt-names =3D "hart-1", "hart-2", "hart-3", "hart-4"; + #mbox-cells =3D <1>; + microchip,ihc-chan-disabled-mask =3D /bits/ 16 <0>; + status =3D "disabled"; + }; + pcie: pcie@3000000000 { compatible =3D "microchip,pcie-host-1.0"; #address-cells =3D <0x3>; diff --git a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-prod.dts b/arch/= riscv/boot/dts/microchip/mpfs-icicle-kit-prod.dts new file mode 100644 index 000000000000..8afedece89d1 --- /dev/null +++ b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-prod.dts @@ -0,0 +1,23 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* Copyright (c) 2025 Microchip Technology Inc */ + +/dts-v1/; + +#include "mpfs-icicle-kit-common.dtsi" + +/ { + model =3D "Microchip PolarFire-SoC Icicle Kit (Production Silicon)"; + compatible =3D "microchip,mpfs-icicle-prod-reference-rtl-v2507", + "microchip,mpfs-icicle-kit-prod", + "microchip,mpfs-icicle-kit", + "microchip,mpfs-prod", + "microchip,mpfs"; +}; + +&syscontroller { + microchip,bitstream-flash =3D <&sys_ctrl_flash>; +}; + +&syscontroller_qspi { + status =3D "okay"; +}; diff --git a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts b/arch/riscv= /boot/dts/microchip/mpfs-icicle-kit.dts index 2cb08ed0946d..556aa9638282 100644 --- a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts +++ b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts @@ -7,6 +7,7 @@ =20 / { model =3D "Microchip PolarFire-SoC Icicle Kit"; - compatible =3D "microchip,mpfs-icicle-reference-rtlv2210", "microchip,mpf= s-icicle-kit", + compatible =3D "microchip,mpfs-icicle-es-reference-rtl-v2507", + "microchip,mpfs-icicle-kit", "microchip,mpfs"; }; --=20 2.34.1 From nobody Fri Oct 3 11:20:59 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6007B2E8DF1; Tue, 2 Sep 2025 07:56:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756799808; cv=none; b=gd2TbDC7GlOavSjeDCg7kKHfwk5Q9sbzKBbyLs18MefOOTbRxgKpXGN0vO34PNqnHO/TbWlgDJscmtpJZWKwqeKyurcZTTLqOtzG/Mv4637fcFVKDqJwvu9qKTsJJ+oC/aCnVOIvusDlau1T+/0X3m4IKOjS+BF22WoJR5rAmhE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756799808; c=relaxed/simple; bh=TAnyCLRfE3EQgtrPFVJVltgt/YNxdMV/5FZ7fdcJlJA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=iQxWe4lCBbD7D/PjzJiznAqahr5jwLHo0X/T/VpIWDeNm3JsfIpBvVkIYGIM2D2ci+C4fQHnNEe26vdW9yMY6cHnmUIDXlVLwcxt4iSajekJ4WrFn5MSTHwU74LQojhDz0hSqZT8tEsGI+8Jd8u2sOUNFlgZaimuMDZzx4YpyDU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=lzDUE8u6; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="lzDUE8u6" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1756799808; x=1788335808; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=TAnyCLRfE3EQgtrPFVJVltgt/YNxdMV/5FZ7fdcJlJA=; b=lzDUE8u6cQyJLdYwCtaJrNcDuLS8yMQ2yG9K0YY5egqY4CaidbvgFsLM zgIb9yiQFlo3svAK6kXTu3ikiiuyoY92KrJ7wV8q8vlbW4pWYxBvDN6M/ UWSyyjswnBOGvL+nmAJn+QvxtsXevouE0QeYdtEg8voBZREhFEOdguYps BAtckLIOvGIHksdYTCTzRUIKVXCXZNdu//IkyfOEhblBqHR9VsxRrdzCy 4RK+u3vPZ/kuR2Dzo+tGlLSHqdX2HLs2J9beNWZErpbGOD4WyR2I+6TTT sgUyqO7AckTnvpleaHAQYLR4Z4CzZXc9eYTp8GSY5R+RpLftB2Lffzk+6 g==; X-CSE-ConnectionGUID: I0e7JmeXSliqGe+ljgjh1Q== X-CSE-MsgGUID: JWvEiZzbTJ67xuX5JzQCRg== X-IronPort-AV: E=Sophos;i="6.18,230,1751266800"; d="scan'208";a="45916749" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 02 Sep 2025 00:56:45 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.44; Tue, 2 Sep 2025 00:56:19 -0700 Received: from valentina.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.44 via Frontend Transport; Tue, 2 Sep 2025 00:56:16 -0700 From: Valentina Fernandez To: , , , , , , , , CC: , , Subject: [PATCH v2 4/5] dt-bindings: riscv: microchip: document Discovery Kit Date: Tue, 2 Sep 2025 08:55:47 +0100 Message-ID: <20250902075548.1967613-5-valentina.fernandezalanis@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250902075548.1967613-1-valentina.fernandezalanis@microchip.com> References: <20250902075548.1967613-1-valentina.fernandezalanis@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The Discovery Kit (MPFS-DISCO-KIT) is a development board featuring a Microchip PolarFire SoC MPFS095T. Link: https://www.microchip.com/en-us/development-tool/mpfs-disco-kit Signed-off-by: Valentina Fernandez --- Documentation/devicetree/bindings/riscv/microchip.yaml | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/riscv/microchip.yaml b/Docum= entation/devicetree/bindings/riscv/microchip.yaml index 8ddc5c02973e..381d6eb6672e 100644 --- a/Documentation/devicetree/bindings/riscv/microchip.yaml +++ b/Documentation/devicetree/bindings/riscv/microchip.yaml @@ -33,6 +33,11 @@ properties: - const: microchip,mpfs-icicle-kit - const: microchip,mpfs =20 + - items: + - const: microchip,mpfs-disco-kit-reference-rtl-v2507 + - const: microchip,mpfs-disco-kit + - const: microchip,mpfs + - items: - enum: - aldec,tysom-m-mpfs250t-rev2 --=20 2.34.1 From nobody Fri Oct 3 11:20:59 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 101C62E8E0D; Tue, 2 Sep 2025 07:56:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756799811; cv=none; b=hcB6QYOoG2QVngSpcniDNT8Kpu7OoHNyH28DGbVGRa/PmjTsvQuzP5iWlaUB1YyCucx5rT+nEHAskFLTT7bj3sfR3Pnn24YGFmh99d3c9t8o9BnNVJBmddpHOYTeyoLl4RbpnK1rm0lfoWJa46M4wnL2KdHDX59SPt/+kUnOUSE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756799811; c=relaxed/simple; bh=9KGyJP3LK1ZL09XdXf4HfRGf+ddPpA8Rj5qXmoNg/yY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=G22AsL8pYy8536G7zCCBt6fgoKwO5hecchoYM9gF2b9acxV/dehAxD0if8V9ge/lZ5hItfZzJLvSEds9hfIIicCSFl+Olz3osJUxA4FHuDfokg3cAYS+6VvVxYf/Q2zuoVR4+To1qtVQope1bSnLNNRfW5meLkffu6t7D78nn5M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=Jrk8NtMD; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="Jrk8NtMD" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1756799809; x=1788335809; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=9KGyJP3LK1ZL09XdXf4HfRGf+ddPpA8Rj5qXmoNg/yY=; b=Jrk8NtMDohBp76ebKWtj6VC8f6al6IpyQsXQ8S0VGzvnj+TLZvr0dbAA SjRapQoXhIDaE8Bat4iiy1HUBBLCDW79AvMVUJq0qJuCRmrecvrCCHa3q b9v0XnAwqC1PwE7ySLJzZtfOEldjChNp+PIYggHMSgv8xs/afnp4/W6A8 Y6bpQveYdvTx+kwv9Tpe5YAT7lfkjUyKxNoMszb/Y0UhTvmCNJnJlKJWT vt9ah8xOeA1y62Xw9G92B+AYZzd3vBaXyvxRe6qCvAlJ7gZV+PBxvWExZ I/iHOg003oYhKIAVF9HAsRcGznXFnpLsvNq/oe+t0hgHr4RGSek8UgWKp w==; X-CSE-ConnectionGUID: I0e7JmeXSliqGe+ljgjh1Q== X-CSE-MsgGUID: IEx/DkbGRSK6X41AU2uX1A== X-IronPort-AV: E=Sophos;i="6.18,230,1751266800"; d="scan'208";a="45916750" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 02 Sep 2025 00:56:46 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.44; Tue, 2 Sep 2025 00:56:21 -0700 Received: from valentina.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.44 via Frontend Transport; Tue, 2 Sep 2025 00:56:19 -0700 From: Valentina Fernandez To: , , , , , , , , CC: , , Subject: [PATCH v2 5/5] riscv: dts: microchip: add a device tree for Discovery Kit Date: Tue, 2 Sep 2025 08:55:48 +0100 Message-ID: <20250902075548.1967613-6-valentina.fernandezalanis@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250902075548.1967613-1-valentina.fernandezalanis@microchip.com> References: <20250902075548.1967613-1-valentina.fernandezalanis@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a minimal device tree for the Microchip PolarFire SoC Discovery Kit. The Discovery Kit is a cost-optimized board based on PolarFire SoC MPFS095T and features: - 1 GB DDR4x16 - 1x Gigabit Ethernet - 3x UARTs - Raspberry Pi connector - mikroBus connector - microSD card connector Link: https://www.microchip.com/en-us/development-tool/mpfs-disco-kit Signed-off-by: Valentina Fernandez --- arch/riscv/boot/dts/microchip/Makefile | 1 + .../dts/microchip/mpfs-disco-kit-fabric.dtsi | 58 ++++++ .../boot/dts/microchip/mpfs-disco-kit.dts | 190 ++++++++++++++++++ 3 files changed, 249 insertions(+) create mode 100644 arch/riscv/boot/dts/microchip/mpfs-disco-kit-fabric.dtsi create mode 100644 arch/riscv/boot/dts/microchip/mpfs-disco-kit.dts diff --git a/arch/riscv/boot/dts/microchip/Makefile b/arch/riscv/boot/dts/m= icrochip/Makefile index 1e2f4e41bf0d..345ed7a48cc1 100644 --- a/arch/riscv/boot/dts/microchip/Makefile +++ b/arch/riscv/boot/dts/microchip/Makefile @@ -1,5 +1,6 @@ # SPDX-License-Identifier: GPL-2.0 dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) +=3D mpfs-beaglev-fire.dtb +dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) +=3D mpfs-disco-kit.dtb dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) +=3D mpfs-icicle-kit.dtb dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) +=3D mpfs-icicle-kit-prod.dtb dtb-$(CONFIG_ARCH_MICROCHIP_POLARFIRE) +=3D mpfs-m100pfsevp.dtb diff --git a/arch/riscv/boot/dts/microchip/mpfs-disco-kit-fabric.dtsi b/arc= h/riscv/boot/dts/microchip/mpfs-disco-kit-fabric.dtsi new file mode 100644 index 000000000000..03900e634fe2 --- /dev/null +++ b/arch/riscv/boot/dts/microchip/mpfs-disco-kit-fabric.dtsi @@ -0,0 +1,58 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* Copyright (c) 2020-2025 Microchip Technology Inc */ + +/ { + core_pwm0: pwm@40000000 { + compatible =3D "microchip,corepwm-rtl-v4"; + reg =3D <0x0 0x40000000 0x0 0xF0>; + microchip,sync-update-mask =3D /bits/ 32 <0>; + #pwm-cells =3D <3>; + clocks =3D <&ccc_sw CLK_CCC_PLL0_OUT3>; + status =3D "disabled"; + }; + + i2c2: i2c@40000200 { + compatible =3D "microchip,corei2c-rtl-v7"; + reg =3D <0x0 0x40000200 0x0 0x100>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&ccc_sw CLK_CCC_PLL0_OUT3>; + interrupt-parent =3D <&plic>; + interrupts =3D <122>; + clock-frequency =3D <100000>; + status =3D "disabled"; + }; + + ihc: mailbox { + compatible =3D "microchip,sbi-ipc"; + interrupt-parent =3D <&plic>; + interrupts =3D <180>, <179>, <178>, <177>; + interrupt-names =3D "hart-1", "hart-2", "hart-3", "hart-4"; + #mbox-cells =3D <1>; + status =3D "disabled"; + }; + + mailbox@50000000 { + compatible =3D "microchip,miv-ihc-rtl-v2"; + reg =3D <0x0 0x50000000 0x0 0x1c000>; + interrupt-parent =3D <&plic>; + interrupts =3D <180>, <179>, <178>, <177>; + interrupt-names =3D "hart-1", "hart-2", "hart-3", "hart-4"; + #mbox-cells =3D <1>; + microchip,ihc-chan-disabled-mask =3D /bits/ 16 <0>; + status =3D "disabled"; + }; + + refclk_ccc: cccrefclk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + }; +}; + +&ccc_sw { + clocks =3D <&refclk_ccc>, <&refclk_ccc>, <&refclk_ccc>, <&refclk_ccc>, + <&refclk_ccc>, <&refclk_ccc>; + clock-names =3D "pll0_ref0", "pll0_ref1", "pll1_ref0", "pll1_ref1", + "dll0_ref", "dll1_ref"; + status =3D "okay"; +}; diff --git a/arch/riscv/boot/dts/microchip/mpfs-disco-kit.dts b/arch/riscv/= boot/dts/microchip/mpfs-disco-kit.dts new file mode 100644 index 000000000000..c068b9bb5bfd --- /dev/null +++ b/arch/riscv/boot/dts/microchip/mpfs-disco-kit.dts @@ -0,0 +1,190 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* Copyright (c) 2020-2025 Microchip Technology Inc */ + +/dts-v1/; + +#include "mpfs.dtsi" +#include "mpfs-disco-kit-fabric.dtsi" +#include +#include + +/ { + model =3D "Microchip PolarFire-SoC Discovery Kit"; + compatible =3D "microchip,mpfs-disco-kit-reference-rtl-v2507", + "microchip,mpfs-disco-kit", + "microchip,mpfs"; + + aliases { + ethernet0 =3D &mac0; + serial4 =3D &mmuart4; + }; + + chosen { + stdout-path =3D "serial4:115200n8"; + }; + + leds { + compatible =3D "gpio-leds"; + + led-1 { + gpios =3D <&gpio2 17 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led1"; + }; + + led-2 { + gpios =3D <&gpio2 18 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led2"; + }; + + led-3 { + gpios =3D <&gpio2 19 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led3"; + }; + + led-4 { + gpios =3D <&gpio2 20 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led4"; + }; + + led-5 { + gpios =3D <&gpio2 21 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led5"; + }; + + led-6 { + gpios =3D <&gpio2 22 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led6"; + }; + + led-7 { + gpios =3D <&gpio2 23 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led7"; + }; + + led-8 { + gpios =3D <&gpio1 9 GPIO_ACTIVE_HIGH>; + color =3D ; + label =3D "led8"; + }; + }; + + ddrc_cache_lo: memory@80000000 { + device_type =3D "memory"; + reg =3D <0x0 0x80000000 0x0 0x40000000>; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + hss_payload: region@bfc00000 { + reg =3D <0x0 0xbfc00000 0x0 0x400000>; + no-map; + }; + }; +}; + +&core_pwm0 { + status =3D "okay"; +}; + +&gpio1 { + interrupts =3D <27>, <28>, <29>, <30>, + <31>, <32>, <33>, <47>, + <35>, <36>, <37>, <38>, + <39>, <40>, <41>, <42>, + <43>, <44>, <45>, <46>, + <47>, <48>, <49>, <50>; + status =3D "okay"; +}; + +&gpio2 { + interrupts =3D <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>; + status =3D "okay"; +}; + +&i2c0 { + status =3D "okay"; +}; + +&i2c2 { + status =3D "okay"; +}; + +&ihc { + status =3D "okay"; +}; + +&mac0 { + phy-mode =3D "sgmii"; + phy-handle =3D <&phy0>; + status =3D "okay"; + + phy0: ethernet-phy@b { + reg =3D <0xb>; + }; +}; + +&mbox { + status =3D "okay"; +}; + +&mmc { + bus-width =3D <4>; + disable-wp; + cap-sd-highspeed; + cap-mmc-highspeed; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-sdr104; + no-1-8-v; + status =3D "okay"; +}; + +&mmuart1 { + status =3D "okay"; +}; + +&mmuart4 { + status =3D "okay"; +}; + +&refclk { + clock-frequency =3D <125000000>; +}; + +&refclk_ccc { + clock-frequency =3D <50000000>; +}; + +&rtc { + status =3D "okay"; +}; + +&spi0 { + status =3D "okay"; +}; + +&spi1 { + status =3D "okay"; +}; + +&syscontroller { + status =3D "okay"; +}; --=20 2.34.1