From nobody Fri Oct 3 14:34:17 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 41F7C264612 for ; Thu, 28 Aug 2025 22:48:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421304; cv=none; b=LGaT95uBGd+ui8you3dI1E6g6rnBm6AW40oQMfyNFDXS3LdT6j2s4OAbVvdtZSVqk6u7otCwM7TUJP9FW8Ro5oywq+dBl8IxZBXc3e+6L+ulRSp74exXxUsRihvNSuSTruKPRDf3o4QpKNw8iN1a3Gy6duGfODx5nUGaTB37tYU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421304; c=relaxed/simple; bh=Mg8cF8dtHa8FBVVXmu7mhjOEv6I2lafX52Q7aTfQdic=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ExQs1JjdMhJz8grcWmVWdluFN8gXgLpmtBPdp2wq6eGh8FWP58OZxb+rv+2IGRAIDFoHu04MkO8ey7/wFI5aF9Gwpzg4n+wOgpKRmHz5l0HFd8QH/oyNB/3CtJ5NhIWR8gnpEMBRFeDWqqChzGtKE1+LVx5ZKGd2fh+P5Xfy5cs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=o0Y2KGyf; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="o0Y2KGyf" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57SLWd3m025053 for ; Thu, 28 Aug 2025 22:48:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 7m1HwxzI8G7RL+o2tt5C5+jDIvVaSDVT2O8wP58iCTY=; b=o0Y2KGyfjiibXHyi UHvBhhr9jxTNElF9xkvZ4X+sHdGNSPl0hXxnKjesSzv093yBTrlM/BIrCNUTmwl/ 2OzZWaosrENu6C8wGf4F03qbY86yymv7jRH9QLb0+m5NX+ch7HpYFAqy415vKehl cQS8Dr2sy1du+MjRZDAPiqaoNi+Osq1kKksLyJyVyCEfT8qlhVPkzPC0JRcKGNeT FxmB13pRZP9dzagUQ7uksPuWUyF92hoBw84aGGmho1zI/wjhJlXwjLzxwcQHzW7l 996WyGS6cYfkqCTwaBCh4BtWwRx39En9qkkRdycahWALxUpORj2MIzJGGam4CcnG hkMlSA== Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com [209.85.160.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q615sy8k-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 28 Aug 2025 22:48:22 +0000 (GMT) Received: by mail-qt1-f198.google.com with SMTP id d75a77b69052e-4b109bccebaso34831251cf.2 for ; Thu, 28 Aug 2025 15:48:22 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756421301; x=1757026101; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7m1HwxzI8G7RL+o2tt5C5+jDIvVaSDVT2O8wP58iCTY=; b=hbiOw5eG9DoJ8bT7KxmeX+whwtdW1+ogHPXkUlDe3MGwlxZhQPz1fvYQqAkW0pN5Iq Zw7U3upNiI9Aexu2rpWcwNIbbnKkGrCO5dK3lZFzN+IvPr9y1XdfzxADgRB135MwLSqo FJRuxFGM31t6VL6Zl7OZTImbsH6fMt/8rTh/8RLgH22+JBeSQH8JJVdrPkb4b8z57IIx Mlf57UomTxHxo3QOe2IMhCqLnT9H+ZL+dwsNAIV76QTYa8f0KURga4Pi0Ho0p8t8U7lA IDPnEenK3jP7NA9NHlGFN8n0iVday/jDJ8TKI8LlgQA+tre5ldHXMWeus6SPX87y9Pld C+WA== X-Forwarded-Encrypted: i=1; AJvYcCWMhwGq+r/xJaKBDugpa7MCPpp8D7fLukJW9UlwW0tbQF9DF2nFLL8ZuDo945BAw/3nlAY+Jo6TbmQznFY=@vger.kernel.org X-Gm-Message-State: AOJu0Yz3sklHOnyb10ssgrp4A55PHq8GE0Rlomm9g1lUprCshwWd1huY 7r2t7eu6HzNCZhHG1MInwK2UpfVKRb5o9y0wJlKlfuRYoYX5+9S1t+I12Rb7ETf1rliAZUK5ffV ePqeFlwopETTiTOL3z3ZHXgIILUE06LiZDhIUhWRB9jjJczeIxbQ423DFusjueHz93Gc= X-Gm-Gg: ASbGncv+kpQcuph4u+I40NUiSIvvcVyIzMU3MBStQbU4L4mFIuvtyyDHtvP/nyfXLxx u40AkcYqdNY5Qz3LS22In0czalNzdZBKTihGb/Q7PaZVMk5klqJ9nl5fuhKFb9Z9LSeDyM+bMwL dbO7B2EFucZhQoDAkYGY1Ik8qfX0AvWhcRRMnnqqayflD4GIG4hOyFxf5VeTjoTPfZodmy1VNxl BvqXmwmcqaZDDsqzM54gXWnaX1vqXapQsI5yaNWIGev8A2ne1elaXaanAd9mc20b2cR3mIBUYdd Nnx4DRqK4d7zqPzzgTgPX88jI3oWuuYcSgJjziuSUlFsXB2mHq7+FgepZIYNhHNnLz7aOFV6QSN Jun93I3fhBRMe0fEAzO+J+0ojxSzBxCrTKTKkG4yJYLJgh07M2vhZ X-Received: by 2002:ac8:5810:0:b0:4b2:d35a:70d8 with SMTP id d75a77b69052e-4b2d35a7edemr182346791cf.37.1756421301200; Thu, 28 Aug 2025 15:48:21 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFdoOUw7ATcWGp0Ua6IH6jvR/mrsJOnfEZJvEPJmeKyRsASOxjwEQ/HWMxbA6oMEFqxqL5e/g== X-Received: by 2002:ac8:5810:0:b0:4b2:d35a:70d8 with SMTP id d75a77b69052e-4b2d35a7edemr182346591cf.37.1756421300738; Thu, 28 Aug 2025 15:48:20 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55f678452e1sm143807e87.85.2025.08.28.15.48.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Aug 2025 15:48:19 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 29 Aug 2025 01:48:14 +0300 Subject: [PATCH v7 1/9] dt-bindings: display/msm: dp-controller: allow eDP for SA8775P Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250829-dp_mst_bindings-v7-1-2b268a43917b@oss.qualcomm.com> References: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> In-Reply-To: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1543; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=Mg8cF8dtHa8FBVVXmu7mhjOEv6I2lafX52Q7aTfQdic=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBosNywCsqu73xOaKt7zEWE4x0GdbQNxrAI+KeSj JntiOFcogGJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaLDcsAAKCRCLPIo+Aiko 1cijB/9xZIf4Hhs5tcWo1x0n2SHDJulufkTbQaT32JWduvU4+NIjiogvLNlUCHiNRzYkmbnfiw9 wdOKNlPthTIz7NqebuGtuOAUCOtSqjrChZvp6oVoM2lIczNKhyvqUmeJl4ZiMq7NXVbHGkVz0DZ z+iu3EW4P4hCn+/34/nU1sKcU8C+0jQCuuYZqjaFBnJ9KF1xF19aemPYflg1xWMUeZmePYtqA8O gAMb1VCsHmSsKvwA2jZ9fUj/+Zoda1bLuf05yCL3bre75RmncJWAmc2/sOiL+aBRCw4LekT7Dhv uCf8aVotEO6WN+Wd1hp2/+nKronI5uZElKvuVDGFCfcCPgP9 X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDAzNCBTYWx0ZWRfX3JJ1/5iJCAf8 V521r5Ulg5H0E48wvH/1e2uywLI3fZ8kOB9sRaKSmo+qKqwARcn7joCSH+omRaSzghZmNjxwjhn YX4RLIWz22A/1+XFdImcfZKIbwmdfoftlwW0MOQlDoaTUuXp0CGdZgQ9VBR4fLfV5f3I5ZS5tuu fw1uO16tdIaMV9EHMbrIPHeoIL3xBG+swLKiHMWoBtDXGQXgJR2AvazTFtBHT5UEyzX1lBbwU0y wVP1ZAQt+zHhhbsvvdW1BbVdGMlkeFkQS78oLyO85Imp55B4FGWVBN+aFvvEa6pkZDznq0Rq0aF pTr/+blvhHlfcQHF70CQ5LHxqBU9/RairrF2NhUQvHLp7MJYx7oVgxhSTPCDaye74lhonkyVvFT Gtjfg/tH X-Proofpoint-GUID: isjLs4fnm_b4_WTPWNw1IgkEzs8R4AJ6 X-Authority-Analysis: v=2.4 cv=K+AiHzWI c=1 sm=1 tr=0 ts=68b0dcb6 cx=c_pps a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=iBDq5nSyD7x731avtJAA:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22 X-Proofpoint-ORIG-GUID: isjLs4fnm_b4_WTPWNw1IgkEzs8R4AJ6 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-28_04,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 bulkscore=0 clxscore=1015 adultscore=0 impostorscore=0 priorityscore=1501 phishscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230034 On Qualcomm SA8775P the DP controller might be driving either a DisplayPort or a eDP sink (depending on the PHY that is tied to the controller). Reflect that in the schema. Acked-by: Rob Herring (Arm) Signed-off-by: Dmitry Baryshkov --- .../bindings/display/msm/dp-controller.yaml | 25 ++++++++++++++++--= ---- 1 file changed, 19 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index 9923b065323bbab99de5079b674a0317f3074373..aed3bafa67e3c24d2a876acd296= 60378b367603a 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -174,12 +174,25 @@ allOf: properties: "#sound-dai-cells": false else: - properties: - aux-bus: false - reg: - minItems: 5 - required: - - "#sound-dai-cells" + if: + properties: + compatible: + contains: + enum: + - qcom,sa8775p-dp + then: + oneOf: + - required: + - aux-bus + - required: + - "#sound-dai-cells" + else: + properties: + aux-bus: false + reg: + minItems: 5 + required: + - "#sound-dai-cells" =20 additionalProperties: false =20 --=20 2.47.2 From nobody Fri Oct 3 14:34:17 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1E75A2BE032 for ; Thu, 28 Aug 2025 22:48:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421307; cv=none; b=hcSMAk8/Dy97PDttrQF/GfHx0K746ms4Dq40i4O4Gvz68g4o0xWpOA74gbPujWTSKZd9y1upHI/VkBdP0FhAX0PuteIRVnbV3JcuKtW4qvxOuxqdNQ6mshxiYwgdBR0cO5w2L57lQlZ5ayDbNcSTIOME4zOFSlcQZIxYnC3LzFo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421307; c=relaxed/simple; bh=/sz4uD15qfpeXM2kvdoyrlAbCsNzt6KQNu1t0VjLU08=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bPt3rSuV/7Q28okkBScs3Be4UdbyxGvWXM4cIGVjEBGM+C8Dmc5L/GwuCyXYR3FGE/ejSFOBk94ocalZE/KLVxX5Wlh2wlcLxXuYVWeny2ergEG3++YnvBKwan2hzRy6ctYduVXmIaf856P6gqa/iLBJQ6W7tjSLEZnQ2UY80DY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=p0dy2w/A; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="p0dy2w/A" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57SLWhtV007577 for ; Thu, 28 Aug 2025 22:48:24 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= h4xG6gxGmUBVptNQ0Jx0EnSCowy9k6fTDk5k4/UIYcY=; b=p0dy2w/AdUiCNHf8 3UWigGUTlIHNV0HeKwUGM09SoLtV5C11mc+2F9eEjurw63RC6FNozXI2wNylIyuP PA1xlK5lClKyOJ0Xkn5TCdK0z++9nr0Bs5Vdrp4O3L/VFGdcLjBvLmklws9q3RVj Q67ZWtiyAp0uDquksHPJspV1+zAJGKtqXY0zVaZU6EpLN1RIrnxAwZUUIkWhRC/o uR0qvU+60rYyVDNqwcECSCjdvTTWPtpduPB96+v6yowcUiTUS3Rj+sz6N6Yx/5G1 QBfxguQG1ew7YGLS+Vi4mC1XXGmMC8QqcinP3F7duSYHEcVBZ6Vk1YWiFXBXmPya 5ChdDw== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q5we9q5s-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 28 Aug 2025 22:48:24 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-4b109be525eso32076871cf.2 for ; Thu, 28 Aug 2025 15:48:24 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756421303; x=1757026103; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=h4xG6gxGmUBVptNQ0Jx0EnSCowy9k6fTDk5k4/UIYcY=; b=ED7R1dnV/D0Ao3nCQC+27Q8Nnr/xkOzjlQ4gkj+U6+kTKdFaGyc7YyZ/NryPzZy9qi BbGqCrJ6Z/PTZ5/NxuhpPGN5R88N3Jpyt9HdYDUGGSCnXBNko3+IZwTdOIskXUjg9ur2 05RJe/f9BHWJpHq+iasFta1nYXYPhQ4u4wi+cpG9JkLn7rQvnHD3p8Us0UsRV/vwGkeU 6ImwCVZ2+t5OcbXkAimDz/AATQngKYTrdAwApeqxfy51+zEo8kyThqHy+MBVhp/kvVCs TJvjD86u7Q8jWIxse6cVsdqeTzzQ0ZamzSbpECoj/qIWhpy/y/DVsG0wh/D1KPPgM4Kc V3Iw== X-Forwarded-Encrypted: i=1; AJvYcCWolvlVa712w678J5r65zZMPPrcfCfY0jmNoZMmr4byaWBwSMuvXtvJCPnzaYI5yn7qpeyCcOYFSVLywHw=@vger.kernel.org X-Gm-Message-State: AOJu0Yz9nnwFtuzZU2nlDQAeebI217EaIm9nateXAmjl7aVK82UFzBmM Ln4mnrWjVW7vd2gCY/l5PtknA3AeodOEMlWBURFNj5iJ6FFhUWPaXAUdmh2tRSQDxBod2YjetQb TPqDDq/jSL5/KSi/kP8HwlWXVBnMtTO7l7zN2P7liNU73M27674QvVLvGdKiZ3XMHBTU= X-Gm-Gg: ASbGnctpF2diiLKDfESocjTcQhlGR9SUDTltRGI32KUa+pbgC7RXdnoyOch5F3i1SDF zfzVgoz7LbGpbkuz/F2VGwXmjTeZTlHQk//qo6WUCFGZFUULG5Gk2RjBlOvoG/SMT6rxXRgtkqr c67kX+JLrrsCTIHP0YtOXApHdgvogFt5P6YWKRrOyZAgqOTo6AfdFDYgBQkdNOGJztlTll01q/v 3R/X+i5odWOOBfkeZVWIZJnyPJverMO7+gI5NH8tia1rUhGvDgxT8PhR+RghOmhyrlCyMQhiA7S kI83CeA+BFbLg4i97upwYNlb10/faxJOd6twStXXK+2zY0up5G0uFs9x+4ViUYXXKDlJxLbpuEu RqwP5lvt5iYSdUPdg8+a36ztHP4Q6eBDyWG45fwSJi4UVahrLJsyy X-Received: by 2002:a05:622a:1e89:b0:4b2:d607:16c8 with SMTP id d75a77b69052e-4b2d6071a31mr191750601cf.37.1756421303128; Thu, 28 Aug 2025 15:48:23 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGT7cyyzQ3Kf4dK4/z65Oa9WK91ZkCYZL6Cr2V249eIGzQpvoHtsFVnZjw8wzQhViVcb/WTnA== X-Received: by 2002:a05:622a:1e89:b0:4b2:d607:16c8 with SMTP id d75a77b69052e-4b2d6071a31mr191750081cf.37.1756421302572; Thu, 28 Aug 2025 15:48:22 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55f678452e1sm143807e87.85.2025.08.28.15.48.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Aug 2025 15:48:21 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 29 Aug 2025 01:48:15 +0300 Subject: [PATCH v7 2/9] dt-bindings: display/msm: dp-controller: fix fallback for SM6350 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250829-dp_mst_bindings-v7-2-2b268a43917b@oss.qualcomm.com> References: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> In-Reply-To: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1636; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=/sz4uD15qfpeXM2kvdoyrlAbCsNzt6KQNu1t0VjLU08=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBosNywp4OsQT1E4CJI1lZdVPf8echcYqGySBx5O omJr8Mg9UaJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaLDcsAAKCRCLPIo+Aiko 1TRxB/907NXfImpQV/stpw3mpwD+8toHKtrEP65UViVPZgbNaFMVOcWCWXVHtfd/38lF6hBoYeL +qI0rggASaXPpb+9wEmSjOc5GicpROgbZrQkHOeJ/qq1MYvUDUWV8tWLv32DXyB0SjMIXAwrznp ploOqrU7WPiFUvV9zd6xH7/UXx8JV1CLp7qzP5KVFDcv5Oi3fVgsf0udNb1ve37U9e1kzxI8FYl oqOkdADnlSv6Ldurd2msJ3zek8xyUST8a6zPGMsXCfNLCzneUl6TxseK0Zn9TIa81DB8RPhGTb7 GCR/SxpE+Uy6qAwBeCdAfLCt1Y1c8u9NaYgdAtoPoy3hHv1G X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: W4D9UEupbRYbIBeMKlZ4FtmYwKC_xcRQ X-Proofpoint-ORIG-GUID: W4D9UEupbRYbIBeMKlZ4FtmYwKC_xcRQ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDAzMyBTYWx0ZWRfX3nI6b23t+Moe s1BW0x9qXtSJmkZMsSDXk6j9xyMZIuiiIED/3LQlvo/L4xOkboKLcJkkGuepkMwJzTjZK8NbV+i V+R2f+bZJJZEBI32B+Cy1T4lDAnu9msd20/0o1lDLdIUYHGTfre1xC+QYFKPwvauEKH+sn+Gpgn AGuiVXPZJbL/9LDFoDDqXEP4zZf/1G+vrJRTCY0lefX9NAxt+BsCIy3g7DBJbgVeuMRmqGSoDo0 yPS25s50ZVkF4UXj3iiU0s7I9XaT/zsH3IOF7S1v4FNIKmkMoTLEnOP9nh+Fpn5jdy8wAx6YCLU nMJlFRW9XaFBsTYxnIQW2+9jisTult3SD7zzjxmal4ZyuGQwxaEs4isiCm9NUD34oNZ7kuVG4Yz 1uwTTkKn X-Authority-Analysis: v=2.4 cv=BJazrEQG c=1 sm=1 tr=0 ts=68b0dcb8 cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=MC5GR9oWvUQqojeRwHkA:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-28_04,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 priorityscore=1501 clxscore=1015 impostorscore=0 bulkscore=0 phishscore=0 suspectscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230033 The SM6350 doesn't have MST support, as such it is not compatible with the SM8350 platform. Add new entry for SM6350 with fallback to SC7180 (which belongs to the same generation and also doesn't have MST support). Fixes: 39086151593a ("dt-bindings: display: msm: dp-controller: document SM= 6350 compatible") Signed-off-by: Dmitry Baryshkov --- .../devicetree/bindings/display/msm/dp-controller.yaml | 14 ++++++++++= +++- 1 file changed, 13 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index aed3bafa67e3c24d2a876acd29660378b367603a..0f814aa6f51406fdbdd7386027f= 88dfbacb24392 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -31,13 +31,25 @@ properties: - qcom,sm8650-dp - items: - enum: - - qcom,sar2130p-dp - qcom,sm6350-dp + - const: qcom,sc7180-dp + + # deprecated entry for compatibility with old DT + - items: + - enum: + - qcom,sm6350-dp + - const: qcom,sm8350-dp + deprecated: true + + - items: + - enum: + - qcom,sar2130p-dp - qcom,sm8150-dp - qcom,sm8250-dp - qcom,sm8450-dp - qcom,sm8550-dp - const: qcom,sm8350-dp + - items: - enum: - qcom,sm8750-dp --=20 2.47.2 From nobody Fri Oct 3 14:34:17 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A6EA22C3770 for ; Thu, 28 Aug 2025 22:48:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421308; cv=none; b=FhaR6zYZyxc0YY51b9m77petTrudd0dEDX9l0esLRkP/DawOInY4RPfOoeHX99dWYpMPRH4Q+dMhE8C8zVYsAULpiDu0RppaqJin9GGlJZJsFTp6pC7SMlPs7voic2Uqz3q+LRgv9a10pKKMtxPD7Qv+nllLyrHwo7x97IaiCos= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421308; c=relaxed/simple; bh=7SN93yAhsVlIHhAjv83yfgqh9HpWqOytsXh6bquwkv4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fPuAfAKKBh2zSD/CkHgdF7SVd8tm0KNua2ctQCmHnRzYL2Z+McA5P36v9jo1aQ9+iPKIIMDiCQXPYjZ/zpWioEcbqNsEP6g9PDlUNzfOnBfgluUsYzS+pdPeqCjRVESSvMIFMdz8V68sRz6AZGLZcSIIV2X2l229uf70ujk/cno= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=pXaf2jas; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="pXaf2jas" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57SLWZ2H024741 for ; Thu, 28 Aug 2025 22:48:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= atpsxElvXgCLWEtnfNMUFNLYSDL18dufzTm3oOR6c98=; b=pXaf2jaspyHIpMVn hprMkRQd/uIY90UJjgr9VTuftKB0btKHUysmgjAwaiq93j1kE3rbFPserZ/I9nyP S2XzYdTTjsXZ1r2pMYhqCXx6+vEKtYS62K+yQHT1wsjKQpPDxnS8SV0grGr50Gig qa8BqpVRp3+4b7w6hqVQt4w7lRnys6oVGvZnOIdE8nQzlcrfhi97RtMIZLymuaHf z6rv3rfPmw3lRsgxGFd1bBaTmsOHDdEO4W7fTd6e/fJQHydOfNxKvAXcJjunsxmi 60AOOjWIgF04sqyZTogUj9KPeCUuPAvvPVBVWcC35KQv8n6FCmQmu73d0U3ppHe0 Zb+0zQ== Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q5up1v2c-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 28 Aug 2025 22:48:25 +0000 (GMT) Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-4b2d2cbbf9cso41398951cf.0 for ; Thu, 28 Aug 2025 15:48:25 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756421305; x=1757026105; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=atpsxElvXgCLWEtnfNMUFNLYSDL18dufzTm3oOR6c98=; b=tBJLjdoQVJNVbsVupps4MFnK3L4XznTCZ26DKrcpkr8a/0HmxjjiPooMNLRaJZFvv9 jS2PrAnG+M3tbom5rpLyZuJEZ74Gb5TXzuUKzaS4VVxbZ6qgsaQ1k8sufA6bcLsEayDe xQXq9yrIq0jL6gA6vBgQO8gBYXKJRXPBQfk8LUQdF4WfcBAiZD76O/f4NyF/n7hN9ZUt SVFUudIBXrd9XvCPJy1sp3eG6/RcHnkQqMbT9VyQGVPh6hfnvMGo66K/Yn7P+nUnvpgT FP1ttouquw4eP7/NXEEHsTPbre6Jz1ieIvcMXLuqAegys/COLHSiUfg9fadfJKyb17Xt owAA== X-Forwarded-Encrypted: i=1; AJvYcCXLzEaiuwgJK+QhRS45H08JjG0HFtmWxHj4VPa2YmnVdYaTb6FwqONOnG5r+spm2F/xxjBJBjct9xsqaBg=@vger.kernel.org X-Gm-Message-State: AOJu0YyzEM8WaMfq7pZlQ8Oij0XTjnoTFbVtzT+cn8BywwTES6jNLyVy h3Cas6+oud0V3DbjV+yO4ZOgf6jQcWZGURN8gv5L1dGS1FkK31BFwXh8KRDD2WiwQTB26FDksNu qvIKUvD0Sbsn6ABejSAAhOHvlav8NXJyYdNvXTY5oFMwxxNAKOwP8mHu+JmpSol9KE/g= X-Gm-Gg: ASbGncs7M0gRLwm27wqYYXFd5Q5jfbm/EI6Hcq9IiWV9xGNYHgvSzpu+UJD4vjzl5UG Xqw9ytekm3Om6FydFXR207WB/bi/uNK2mrlZQYXNqv4QihrwVR2S7dOXC4qVAJcaeUW6bIGU9Jn cGBBOWhEf35cSQ74ANBAyaC4saxoHweY4DG+uKzBEhnNXOrhE8qPXSe6cMvmLTmqeWqIJWdxw8V ktKcfUe6qqWMW3fqfaudERMt1JEI45abYyhKTpwIArbf6DZ/djeU1jnUDUmRYXaGA14HcKdYkXd iYDo6hnHG8oTfO4/rX2neqPoTWqoAcKhspwqRMgCXlKsg05SlTFEe+Aotxs0AFNrfQcEQGmBpF6 ideLBKr3T8YLnwyuWyR+Kl/yb+t1vLFhYevV9PLYBz3XYakBxXLRR X-Received: by 2002:a05:622a:1115:b0:4b2:8ac4:f077 with SMTP id d75a77b69052e-4b2aab8aca4mr318535051cf.73.1756421304720; Thu, 28 Aug 2025 15:48:24 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGOaOKIaf2gQXbFaTcYE3UUBr+6LweGy7t6jUudPKOzD+KugsPTc/esP3MeyEzVnJtBeiF1jw== X-Received: by 2002:a05:622a:1115:b0:4b2:8ac4:f077 with SMTP id d75a77b69052e-4b2aab8aca4mr318534781cf.73.1756421304194; Thu, 28 Aug 2025 15:48:24 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55f678452e1sm143807e87.85.2025.08.28.15.48.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Aug 2025 15:48:23 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 29 Aug 2025 01:48:16 +0300 Subject: [PATCH v7 3/9] dt-bindings: display/msm: dp-controller: document DP on SM7150 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250829-dp_mst_bindings-v7-3-2b268a43917b@oss.qualcomm.com> References: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> In-Reply-To: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2083; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=7SN93yAhsVlIHhAjv83yfgqh9HpWqOytsXh6bquwkv4=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBosNyweOQwCO+rx4f83aSf6TE5GnLajMRr4KfVn ESULxvnJhmJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaLDcsAAKCRCLPIo+Aiko 1ZIRB/0SZBALvHgk3Yngot00vR5KhYi3qn2VB8YGMhU3sZV2nNCmtZdtrchmslJIRsHamS8NXeB ptLOSexHR7ZBf5yE4YERhMP4347hHPbisVx29VgP+kyu3htD4qNYwSvjMGQdlUbFQL0/6wiG3pE OtpkGZI/eHq4V/aA49PoUNRWXb/VUwE/UkxgrmImOSl9sku5HgXGyIMhrwspV772n2hry8aKlcU kYpYKniZxW2YreAZMtdFX7Io/brm2aTpZgpvmCJ9+zjqO9KKJx8uFT+gRBgi4XA6QaF+35KgQG4 Yp8231dT3UaO6dt+1/ZlTyoGML5+dXWEdnzlJPiSxbtsDnqk X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: lPqtWFEOyPdfMu2vmfy5VCIUKiKaCF0I X-Proofpoint-ORIG-GUID: lPqtWFEOyPdfMu2vmfy5VCIUKiKaCF0I X-Authority-Analysis: v=2.4 cv=JJo7s9Kb c=1 sm=1 tr=0 ts=68b0dcb9 cx=c_pps a=JbAStetqSzwMeJznSMzCyw==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=QYKTPsKsHukT_2dPOMMA:9 a=QEXdDO2ut3YA:10 a=uxP6HrT_eTzRwkO_Te1X:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDAzMSBTYWx0ZWRfXylvar70TvvLO T3ZIlZgGgd/UX7ccQagHOiuv08cMH82P10JYgnJyMfD3hJW3IxxWn/5cg+XZRf+yOtizXM/KYJu sgq/Q+120XgbCz1EeCkA8jjJmGvoSypfR/I3d56AIXrKATYB8s4AXsuOtxQoS4yUcre/F2SrvcQ JdAXwMIvkgE+Hp1O9bQRsHR9tVaRJF+OHFR/sbiUz7BJq0SVhbgq0HMNoPGaP3hQrkO5HaehudE B3jciBzmiJQ3WNFZw9yZnnBbyfoTM4RwzFmYR3RIRw31p+weN6r+9C9sDvUdCdH8u8a+zf5HTd3 TFFK2UxMZ8ix9Hk4+DwPmaxYdxLEw65VrgGrkE5ToJmGobRhkgrzndBr2oLRBbCS41EtKPd/MHN xFtfMOE6 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-28_04,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 adultscore=0 bulkscore=0 spamscore=0 impostorscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230031 The qcom,sm7150-dp compatible is documented in schema. Mark DisplayPort controller as compatible with SM8350. Fixes: 726eded12dd7 ("dt-bindings: display/msm: Add SM7150 MDSS") Signed-off-by: Dmitry Baryshkov Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/display/msm/dp-controller.yaml | 1 + Documentation/devicetree/bindings/display/msm/qcom,sm7150-mdss.yaml | 6 ++= ++-- 2 files changed, 5 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index 0f814aa6f51406fdbdd7386027f88dfbacb24392..a18183f7ec21ac0d09fecb86e8e= 77e3e4fffec12 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -44,6 +44,7 @@ properties: - items: - enum: - qcom,sar2130p-dp + - qcom,sm7150-dp - qcom,sm8150-dp - qcom,sm8250-dp - qcom,sm8450-dp diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm7150-mdss= .yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm7150-mdss.yaml index 13c5d5ffabde9b0fc5af11aad1fcee860939c66f..c5d209019124da3127285f61bf5= a27d346a3d8a1 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sm7150-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sm7150-mdss.yaml @@ -61,7 +61,8 @@ patternProperties: additionalProperties: true properties: compatible: - const: qcom,sm7150-dp + contains: + const: qcom,sm7150-dp =20 "^dsi@[0-9a-f]+$": type: object @@ -378,7 +379,8 @@ examples: }; =20 displayport-controller@ae90000 { - compatible =3D "qcom,sm7150-dp"; + compatible =3D "qcom,sm7150-dp", + "qcom,sm8350-dp"; reg =3D <0xae90000 0x200>, <0xae90200 0x200>, <0xae90400 0xc00>, --=20 2.47.2 From nobody Fri Oct 3 14:34:17 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9C31E2D373D for ; Thu, 28 Aug 2025 22:48:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421311; cv=none; b=YFgJxm3FObgnR7PLpZr8UjHezD90JZjLMHggX5PmpBmtfkfdJNuIENbg3RpTh+DAfnd5jl0ry7m0uMtFjAriZEuwiioikroPXRFVLCbbxEkd+DghO+9cYa7ZBbd/nUjXb2Q9ilbqR9CT00bHqg2t/GIbzm+x4a5ZaIRqIKF//Qw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421311; c=relaxed/simple; bh=a8ke4j4Y6LPEDYk1jRjeU6q11tENi0EWXo++z7UB0Dk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=TBgIbRwrmwbsBmk9+kXSD+vXkl9F3hpNhCLBtctjxcL33au0zGuGfNiE8ODSJQ/akEr8hfCFxlMBTt9ycAFZK2enW5vIoDQ86V6MFIP3nSkXuYTQYRymiXtE9F4D8W23PLT0mHSyMA0wTVefNKZ8LEcZJBYd5fhhFUSBxXTV5sA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KOwXSvHF; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KOwXSvHF" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57SLWb6W014604 for ; Thu, 28 Aug 2025 22:48:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 9CzfHCqMGwSglqPBGTXjDnFh1Uf1qA700EaDFGkGlqQ=; b=KOwXSvHFq3Q+Sk3H wqB+Kx1iY6eREtTX+dCys026Z+kuLoItLwF20J+IUUAS+sgKyZuaMlRnv5ChnnsV rhhtsM1RYXNDX4PYtVZ9UzD0+fWa/TzwTjszfmmkirPJ1uK/5Bs9o8IZoN+uYQpu piCBnyHWj3wzdJa3I3aEg2ftc7b5dfS8Xqz0qvk2Who+gGPpKVMqAKNqoolLjJ9R 3JVxKLQpHWFBcV5Y1hiSuRFkOutEFWxg7VN8BE3ch8OoUmMTVnhf1eF8B9Nmo5Q7 xrzEkmwqOy7QALHn41Rn6xYpJj+a32J+uFSlMHsLOVS4hXtsGGcARM07N2CLGwPH IzLeXw== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48rtpf49pu-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 28 Aug 2025 22:48:27 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-4b2955f64b1so40502541cf.1 for ; Thu, 28 Aug 2025 15:48:27 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756421307; x=1757026107; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9CzfHCqMGwSglqPBGTXjDnFh1Uf1qA700EaDFGkGlqQ=; b=ccScNnsbXYTw9jIKmj1pMmeuVC9ALWyek6cyPBTuVzohbjr5qL6DDEZP9g0oOJVLqp HzbQIbuwKukC7ZNWkHGqk0BGApPM1YaTmCRCoDRcsb11oQ0K1pWjg3INcLwS5AreTiXw 3GiLkFszaNOiDxZZhgXS0x+sigYyg84briXmqgklSWnuyw3sreXd4Pvr9X1ObLKgbjZG dvVH5RAt51mumP2vFRIKoBARFKF05utdsVWFYFVsmL0FuCn2GYBDcbmcS59eYiQOsr7l eGwA0Kf6Xf4VjnBqVPh1X+0HF6zu3Uz/Vq5iCm/m5qPnzCrgHFIMnh9RqnaIPL0tDkMy E6BA== X-Forwarded-Encrypted: i=1; AJvYcCXHDyTBRJMkn5MUofFUcXdnc1aYa4JdcbwF26tykU5ykL/4AaL5+DbtF402AqG6I+IFAEIHDiD7RxXgDUA=@vger.kernel.org X-Gm-Message-State: AOJu0YxiakpQ1itNz0PDDzgwf2uC1lW0VmAds7ul8uVIKhUzdTMFDsCQ /wPpeyl/7Ky2BmkN8PXEXtson3PUenn9PDL/NGAJ4MaxyEPK2f+mDhefEY6JytllfrCuelsbVbI dM7lgnwedU/Ay/Z1kdJTyXyZpVb+Nz0O8AQHXJ2xemyryLFP1KH70/JmeYoxjCo8iRIA= X-Gm-Gg: ASbGncsIzFIT/KYVZB8UQIluBsiN49DK739k+U2IsKE/qnVOxmX/IXnsyLS7lFOtZ0q 8BD1pu027lpQOx0wDV+19RZesXF5h2NWPS4i6lbXH/6FrvaArTHMvAVNPn+hjGuVD6Z8SqQI7Nj jBvO3wzu2Ko3hrtxHx90f2KRDLLu74dDb1DlQvgnaWE5Dh/6q9C7bgghzB1/ZEfMeegc+GgBKIv kTPmxXol9bYlmYRPwdURL7eZqzWzJG093lSu6Ifdij8cyc9yYCL3BTo6F2i8MGTC35S4RJEmVWK RTgvxzSowaCwL4i59b+wocalrFMJ0xSeo4UaKL0l4ISsMIRhF0QCWN+4mHE4yGy6Qnoy7FvyZ3O jh8Cu53mgNWzKuhklYcfywUFAXGvJai5SXFXjvi20wsi8ssmkkLbG X-Received: by 2002:a05:622a:1448:b0:4b2:d2e6:65c2 with SMTP id d75a77b69052e-4b2d2e668b9mr191806231cf.80.1756421306598; Thu, 28 Aug 2025 15:48:26 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGCdAdhID476E4FJAsgJd9Dlj9RXcXjRQlt01OfE2NZY0X5oYh9UoxCNApwcv9zL+zVkYW02A== X-Received: by 2002:a05:622a:1448:b0:4b2:d2e6:65c2 with SMTP id d75a77b69052e-4b2d2e668b9mr191806001cf.80.1756421306131; Thu, 28 Aug 2025 15:48:26 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55f678452e1sm143807e87.85.2025.08.28.15.48.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Aug 2025 15:48:24 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 29 Aug 2025 01:48:17 +0300 Subject: [PATCH v7 4/9] dt-bindings: display/msm: qcom,x1e80100-mdss: correct DP addresses Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250829-dp_mst_bindings-v7-4-2b268a43917b@oss.qualcomm.com> References: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> In-Reply-To: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Abhinav Kumar X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1755; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=jGBROFXef1Ek+8wHh+Y3Ci+prYLBgIDZTxGb8ga6KTM=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBosNyw/ResXLlslDfwBRdxj/Br6oQIkGV9nwqWN G2EP6JxFBmJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaLDcsAAKCRCLPIo+Aiko 1Z2YB/4pMQvDDG5j4PigCLCfVpG/aqvA10fBcLpnjQZin+TrGjbiVbyaanCFF0bOzmLTy9U/XFP w0eocswluxidVH3/VuavvWJZPsTJLgvSlLm828Dwuy4iXwi49S/yYtrVv4nzQtIBPWZyO/mjdQC cXy9ekuZHQ3gUXTbOZYdV2ceKluEniDwCSwsghhKvmAb7NvwrMwWIu+20OiSKhPc1Erjk5xooNe KlHIG7x+yKff2WlskCbxjIbztAiLvGHYRIS2HcVAZOBeXvzaB3UKiFVJZf4ZyVwnEKXT8nLqdVK eeKd8mXeg81XaOPvubEnlUKfO2etkVGN+SEXRcuScEUxhT9i X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: ZPl88kEpDwDB28qiAeA_n679NLN7jrkn X-Proofpoint-ORIG-GUID: ZPl88kEpDwDB28qiAeA_n679NLN7jrkn X-Authority-Analysis: v=2.4 cv=Hd8UTjE8 c=1 sm=1 tr=0 ts=68b0dcbb cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=fvGZ3mk3BhhUN7shqj8A:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODI1MDE0MiBTYWx0ZWRfX1LLPytshkBN4 CLUVbDRhGa1zYjrueeu2g4L5g/4gNWxLMC2QXO2NLb5YUNkp2dofkXbHlSb4En5U0gEx/CD6eXB EXc6/qtB0RjVIBpkn0YJciSj4TRtI0YmnINwch/Nb/hVMuc30+MsGiBczBcNYIT+XfXsZqhAIYn 4ng0a+Tmtr2pZef4JdpHb7hDv5lQyB9N6W6PLJR+ZRlkgxE4bSBYQmEY7J/XC4ZXdGiEV7hvsya uhaF8gQeJbnGBK+9ewRgaZmcyKr987EkU0TybzqjHyxIPqV6iujVwGPeCKC2BmSiutkwvn1hrni sxVdCJbApMGDIpS4RgTewNaP6Ur2ovfAY0i2mXtdhWuCvlH6mDK6c9hYZ+tg5BOaBcGQf8z8sA1 YNrzA0Vp X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-28_04,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 suspectscore=0 phishscore=0 bulkscore=0 adultscore=0 clxscore=1015 impostorscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508250142 From: Abhinav Kumar Fix c&p error and correct example to use 32-bit addressing (as the rest of the example DT does) instead of 64-bit (as the platform does). It got unnoticed before since DP controller node wasn't validated against DT schema because of the missing compatible. Fixes: 81de267367d4 ("dt-bindings: display/msm: Document MDSS on X1E80100") Signed-off-by: Abhinav Kumar Reviewed-by: Rob Herring (Arm) Signed-off-by: Jessica Zhang Signed-off-by: Dmitry Baryshkov --- .../devicetree/bindings/display/msm/qcom,x1e80100-mdss.yaml | 10 +++++-= ---- 1 file changed, 5 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-md= ss.yaml b/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.= yaml index 3b01a0e473332c331be36f7983fb8012652a8412..e35230a864379c195600ff67820= d6a39b6f73ef4 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.yaml @@ -170,11 +170,11 @@ examples: =20 displayport-controller@ae90000 { compatible =3D "qcom,x1e80100-dp"; - reg =3D <0 0xae90000 0 0x200>, - <0 0xae90200 0 0x200>, - <0 0xae90400 0 0x600>, - <0 0xae91000 0 0x400>, - <0 0xae91400 0 0x400>; + reg =3D <0xae90000 0x200>, + <0xae90200 0x200>, + <0xae90400 0x600>, + <0xae91000 0x400>, + <0xae91400 0x400>; =20 interrupt-parent =3D <&mdss>; interrupts =3D <12>; --=20 2.47.2 From nobody Fri Oct 3 14:34:17 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4CC342DA74A for ; Thu, 28 Aug 2025 22:48:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421312; cv=none; b=QEeUodASn3whGjRIktitaDBzC0ZMA+XsIQKmvY4g9kHY+ROdqfHb/8oMHXhILTkn9FD0XrCCHukc4ebEFS9g4gJ6hOEUY7qGTB26NREgCmLwUWqV85zqOFNrFSlzRCmKz6awnkOUXKubKwHFnVFWFSxzQ3+NlzQxMsfEChPaeFc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421312; c=relaxed/simple; bh=xYiJqMlXkF/RmUEDi8Jx/sYOhGWXsP+4BXARGjRG51Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=otPJCatMEOlItNtdSuFO3ExPzVFfuy/G4UceosLlm+XBtCALbSaKNYAXzjQ9rG6TckQRcmVRXdNU8PFyCX3ehwhtamoWTzGvU95S/s23YYYoLL1VbU8B1hg2omYrQSe4o46jJFDWKifUrIpsNbcmR6UuWjq/ZospOB6k3SW8wys= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=le3Qqzw6; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="le3Qqzw6" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57SLWdZR025049 for ; Thu, 28 Aug 2025 22:48:30 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DvS+pfSkiXK4ob+ewthYnY+XCoXOveBrZR1sStGKsLY=; b=le3Qqzw6Iyxa5OJ7 5zzXr+FUuD+2gpmpPmYeU57Jyx/emIulnMXElkDcFILTX48wtzjEEAVggMoacYui 4ZczuQ1A7uNRL/V3ztS5p4Z83BsIXznjHB3PXBqyDuyeR0VW468bvJffl7Bkqy1a sYJiG3HvdV/RjoxAHUKcSvXuIMLWje8cQFTtDZlWAS9t8X2rhKTj2k7HgTbMKUDX QFuGGdG9JSkNE+Mu8Of+tbkydk+L/lSQj3MJz4+4rrBrovw9kki14zdKKQZdpuxz eapPCCua+GAuUhX2bZ5fhLfmnmQ7DS0ISZb2zyQJhg2n4Mu463j4ZaQRzShN0Qim wHhSUg== Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com [209.85.160.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q615sy9j-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 28 Aug 2025 22:48:30 +0000 (GMT) Received: by mail-qt1-f198.google.com with SMTP id d75a77b69052e-4b109bc5ecaso34671461cf.2 for ; Thu, 28 Aug 2025 15:48:30 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756421309; x=1757026109; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=DvS+pfSkiXK4ob+ewthYnY+XCoXOveBrZR1sStGKsLY=; b=n5+hDtoasvcXRX4nl6dIiuhwFv4yMTUfvUmgWOdQ5p6Zw+DaCg9hBJ7Gmx2gTOzDZd PpOVOgkEOEE74U68rvFuO7FR8Mm1ItL9YWJRMGv3VYPJGTNMpUQmil/Rbf89T/aizQes RNI9/wniVW6v4SOBuDNp7xf9ueQCBNlFo1862VZ68CISYynNfY6HW4L5Q/cap53S+S6i phJWkGO9pQTI9DUxotMN83IqA4bxvkFqAsJIc1h93bP02+yJWsqaRVApodXI0y0knZTA 10e/LHZbQODw/ZJ4Gw5J6h9YBqOCmJ84IOdGo/XhwVAgRFkl6tDS19C1lVgC2EMnTdjF iwUg== X-Forwarded-Encrypted: i=1; AJvYcCVDyQsHMZ4+CHE/j4aXG1b2u9TUU5yKXAbBhFSnOczTMjr9AO/9QKFD0sh/3uYU2FO3Zf2QrRn6vtdAn5Q=@vger.kernel.org X-Gm-Message-State: AOJu0YwuJJ9jVMr9nQANbDj59b1iP0fZ+mIq/UcN6Jr8Cz5R3WqtEW5G NyrysYIJar5wC7el1PXtUbGIoynWbHrC+IUc/8C0TzC07Mc4O6M0wRXx0LFELDIe9sqJqN1UVAD OB1QUPZvQfHXVUSSU7XYNdVJ5ahSb0uuqrUlzpYcGPgKf2Zr1q4tTJ5y+lORG3iVr68w= X-Gm-Gg: ASbGncvjWX6yGOeXSgeURNB4lzMLNigV2R17ojFnDmElWHZnT8LM9qUW6XisQv4EI9Q aysytdxkgxa3fT7Wf6SMjM0bPKOMg+vns5EjsWFRrq9OKW9lPxwY/biTj4x49nsByOvLx4dz4EP CS/At9roRq9bKrEMaRLV/5lnj8IWhkwhcWbk68gJu8fZZxARyc6u8t3eJxFjlUAc0dEE34pRgYz W74bV4CB0yO3qV3FqzmU2wf5Ad9a4h9RByw/IE7ewm829FEbHixr9PRaAYIHkxVls9wuyrOArsx APuu+AFkTdCzMSU9zn0TPCnVU4dcqbaZVcYdit0SsD9w8uEYmcIYRF01NOazcw2nQCRyGAcPyDW fmQrUtXEmNfLuXSjidtEZpoxDrmvnLB2CWq6w1NZNsZn1iQrFyRMj X-Received: by 2002:ac8:5d0b:0:b0:4b3:c70:6b91 with SMTP id d75a77b69052e-4b30c707d9emr9878511cf.1.1756421309417; Thu, 28 Aug 2025 15:48:29 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHVn7LUU1wLuo48uIzVLIpSmBydS8V9QqNajZ72cj6g6Z/G/PcNUWq2BIQBuVAWtOfCSAhapQ== X-Received: by 2002:ac8:5d0b:0:b0:4b3:c70:6b91 with SMTP id d75a77b69052e-4b30c707d9emr9878291cf.1.1756421308958; Thu, 28 Aug 2025 15:48:28 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55f678452e1sm143807e87.85.2025.08.28.15.48.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Aug 2025 15:48:27 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 29 Aug 2025 01:48:18 +0300 Subject: [PATCH v7 5/9] dt-bindings: display/msm: dp-controller: add X1E80100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250829-dp_mst_bindings-v7-5-2b268a43917b@oss.qualcomm.com> References: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> In-Reply-To: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Abhinav Kumar X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1325; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=UnKbj8oV/I2z2dmxNHPVYZHaNtQSEhlpqnpLKeNGplU=; b=owGbwMvMwMXYbdNlx6SpcZXxtFoSQ8aGOxsmRflPs+cW9GrS5XbfvoS5da7xw0KR6e0h/jsST njGJ8ztZDRmYWDkYpAVU2TxKWiZGrMpOezDjqn1MINYmUCmMHBxCsBFotj/V7yVaur4HN4oPv34 9P1rrt9L/15X6CkQc35Oetpqvmeln7kYAsz4D187wRr+17/Z+93eLy4np+y4/v3wfPMDZTdivaa wHrT2VjJ63Lp5guKUI1UPiq9n96eHfH8snVm065n+Xp5NC5oyzs88qpPLx1EVVxHNX63Dsfjbau Gl6rMv5Ya17zhSqSp7/LF1hxwzC+ORoHa5u1vOnY91dnfQfCCyyiPv4P6oJS3Pkxy5X6z+Lv3XL /FMea9mXX6N/ZnQ9TqqU/a96JE6pPH617s/1dEGk1f/XHlwgQtzerdRooKGjYzyrKrHp/tP+CTG 3V7dbHDa0VXmsPrSFu+fz2L2uZ3Yv3hWUQv/stZmN85vAA== X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDAzNCBTYWx0ZWRfX5PYV9dmv7ewH /2+U7p6X++dY70ONpF/QKFP+m+gGxPohJnGR9YGGSUp6TUw2QpRzuxsk/fEd36zEsmROJ5mGumf xRp1QoADKaiC9QDd5oro+liyy/KeF/UW4TpOBHmWxgbAzTfj8hbbJ97PEpc/slXX+f3xhIVFoxZ jLLp5uOi1n+dsUJtLXQ4pIzFK4ySLf/HbqSWd4PUYhu/Next4yoXv/K8eX5cYnsxo5hUfbJyIxs 2LPU+2kgFm9hu6qmRo6fnwMgiKQ8OrEZfSkUx1o62V5IQsduIpm/FaIzKYtZYESIMdjQDfPPXUd JvqZhzzqVvYXRz7xXeKJIxKMvV6De9TQYpLphnUTUZoyQa3b98IzcjuhT5Rw+Rt3M9Jd0RD3a+J wUaC51Z7 X-Proofpoint-GUID: 4VNfqT7dk3LDQ-U8XQFytn8oRq7HAk19 X-Authority-Analysis: v=2.4 cv=K+AiHzWI c=1 sm=1 tr=0 ts=68b0dcbe cx=c_pps a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=LXTjkAqqvG_e-hvHT3MA:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: 4VNfqT7dk3LDQ-U8XQFytn8oRq7HAk19 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-28_04,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 bulkscore=0 clxscore=1015 adultscore=0 impostorscore=0 priorityscore=1501 phishscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230034 From: Abhinav Kumar Add X1E80100 to the dp-controller bindings, it has DisplayPort controller similar to other platforms, but it uses its own compatible string. Signed-off-by: Abhinav Kumar Signed-off-by: Jessica Zhang Acked-by: Rob Herring (Arm) Signed-off-by: Dmitry Baryshkov --- Documentation/devicetree/bindings/display/msm/dp-controller.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index a18183f7ec21ac0d09fecb86e8e77e3e4fffec12..6316c929fd66588b83d3abaf01d= 83a6b49b35e80 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -29,6 +29,8 @@ properties: - qcom,sdm845-dp - qcom,sm8350-dp - qcom,sm8650-dp + - qcom,x1e80100-dp + - items: - enum: - qcom,sm6350-dp @@ -193,6 +195,7 @@ allOf: contains: enum: - qcom,sa8775p-dp + - qcom,x1e80100-dp then: oneOf: - required: --=20 2.47.2 From nobody Fri Oct 3 14:34:17 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EA20029B20D for ; Thu, 28 Aug 2025 22:48:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421315; cv=none; b=qRuog1Bs+Ajb84ZiXaTdB/yaVkCOhcsrGZpDEVU5TeWcB6ymubyj/Qh/JTFGOy8u5sLt4Dt5fvvWSFgYpWhZ5Q+zmxhFtI/JPFgE6iyJ4LARHa4p7f8AcbOv6L/G/9GuARH14kqUGF73W7fQnAXfbwj5YxkAp2aZIrCDNWnCOok= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421315; c=relaxed/simple; bh=lBevXKdHONx87FeX9ms0nioXAmeKW3/lJZ9j12ovv/o=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XFX34aUk2ZBe7KvmxWf6dzj7j3yX8AVSeWwBsG4T32X5Z4nCXa8BbEB//S7LM+O+PaBbPxfAEijN4T/V2RzEsTmowxU2CdDHsQOK+a8nvUSnYrsHb5k9q25tfUrYwUOIa7+RmRakGfMsSSXTUDFlobasCX8/pINJXuhlPMWOK+I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ZUIvoBJe; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ZUIvoBJe" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57SLWiGT006523 for ; Thu, 28 Aug 2025 22:48:33 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= H010azYPB1dFkM9rbItrhry3MhtWqv6s9ueklIrUJck=; b=ZUIvoBJeZOkTjVNH BdeTWwQw9MJE3eS5Jb/1mmcRhaoxvmP00w7dfH9PDXurrZ/tu7xLqojnOK4Gh1xQ Q32U/ZTQUKNCQJw0xd6PrdN2viv7TKIRYKCLhL5UNctyYdJwjfltVX/l1Kim+4LJ GEL9oMXpJrWnFLGQUBRMM9fDA1noWep8HiFybFn49bDA6yz5JJTM+uvW8R0Ohy/T SYzcFXnkBKZ3R8DatrEYM9xuy6TjC4bz/Jf5swKiv7j9cfSJPkNhynTK/u+SslQb 408NSYDWRCUOYHmd0Ll/XNTK6thnwRpbtw/h2i+HgAkgHr65L9+HCugGeXyVMLEC AeAWig== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48tbpgks62-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 28 Aug 2025 22:48:33 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-4b2b3cd4d00so40333271cf.3 for ; Thu, 28 Aug 2025 15:48:32 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756421312; x=1757026112; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=H010azYPB1dFkM9rbItrhry3MhtWqv6s9ueklIrUJck=; b=Ho9KRbZjWLmZPwst05wj3u7T9d2AtzmHZdh04lAHAHDrZ5ZVgZ8Zvc3icJayZn6h+L 2gPmJxQcL5KWWCs87a/zqvmXoMei5nqeYy6IkgpXFcloj2UUwjAk4t/ysABh3W0Iayu/ Na+jnvmeVFUA8CirVC2Wp/D/r8Uz8SEfJos8Q3ILLeuZrRaRQyUch4zrZtMIpRXW0FYx zQi3sJ2HNMibw5av4hJOn13kRykivfs8c+RrwuRoOiHOMTv2YkeLWGvExPCwoFVYFtyX QcsCJ8X1Vl8gSfdS2mmogePcgh5/fWkU9dd10Y3G1ZVig40rDUkigVOQfDXxvzod09Hs lBWg== X-Forwarded-Encrypted: i=1; AJvYcCUpb/rb+/ACJ0UkZXacPvraqZ+y4lrL7/nuF+boL6rsBFeLAmYO3jHnqzTpR9Qdh4wM61EGBLZ2JuCxiak=@vger.kernel.org X-Gm-Message-State: AOJu0YyZoC4olQaUIJR6KOZunGru2ibJHGmyjv2lhRHWwIiBUmcQC1k9 89Pm4kz99csNPcOhDNv7T+NibxYmJnqmnj9MdXrOm4jlMujCFnWMv39Qdk4cZCJb7BDE9EM6YlW TOVLI7KRyABE1B3ADM+owPzRUMqNVbee5aRiPR4M5aDcUrD23DjCaS3HzOI20qrpnEqE= X-Gm-Gg: ASbGncsSMurHO+0M5RCXvQPYr9SCusiGK1cUqvi9P7ql+L28egM8838IiQhn6LEMePS 2DiHAw3+d6dm9HgHSH/bpiYgrLP4Ihv8xuzSvIQKWdpU+ItjMPWTpACIHPJLjkor/ktJdEOZbpR JbF2wja1ZO/V67q6HqYvixOTNYWepMcQT/dTxGRHj1Yv09Hh10EE3xJNVUWF7yzj+TiP3Mr36L0 lkiQP50GUCmrjkWJ03qrCRe0eePI5Z/vji1hXBajKT/hkrGNr7rUwpohCaZvlsReb5x+yGwlPRs yRkASu19hvhggjFLX/xsdKoXBtop9de94JC3gE0Fu03Dbwe7I0LDaLdgD5SqUS0O6AYMhDXllZQ mmVPZ3BELZrx3pxnJ2QfNeGxsRhvyEljGkl1v8ilw6MKwUq4LQsz2 X-Received: by 2002:a05:622a:2588:b0:4b1:dd3:e399 with SMTP id d75a77b69052e-4b2aab5676dmr361928311cf.64.1756421312201; Thu, 28 Aug 2025 15:48:32 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHOO/erwDQbpF4Fb6KhxbS74zgMW6cQ9wfbbmzdHGrqUotbO/43B6vA9aYP5MQ8v61W+56RbA== X-Received: by 2002:a05:622a:2588:b0:4b1:dd3:e399 with SMTP id d75a77b69052e-4b2aab5676dmr361928031cf.64.1756421311744; Thu, 28 Aug 2025 15:48:31 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55f678452e1sm143807e87.85.2025.08.28.15.48.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Aug 2025 15:48:29 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 29 Aug 2025 01:48:19 +0300 Subject: [PATCH v7 6/9] dt-bindings: display/msm: drop assigned-clock-parents for dp controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250829-dp_mst_bindings-v7-6-2b268a43917b@oss.qualcomm.com> References: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> In-Reply-To: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Abhinav Kumar , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1630; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=jRBkyHcr8xMj4BTwupyA6gCqxajStjyC+O9UZ5EGgLs=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBosNyxSi2897UPGWZ7+tGFFt87eM4WwDieX+9/d AYmK0GVlNWJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaLDcsQAKCRCLPIo+Aiko 1cSSCACsQRdfjhH0Jaax+CrEha+9shhAT5RQvLhMX95pUZ2Y2o6Vhih/OvqKcCenfLYKTXOZ18F 8oY6sJAu4UYge3f03Kp5+9J1rYLDRMfPiAsX+Po13rnS+sAflMR7Y9gGqZ7Q4eI5tG6XKUHxNcS ymj68EImGXDPxcj+tqACxj6MiRGFibqMCTea1hCoQIiYmjxpvAtPFAQHmc0BV79nQ9sviNijwMr 6Yf8DfJeLIJpSNGrMnjQ0CPeEddn0VY+IaYoHzvmlcDXurmZzewpgykeUumiVfC3+/Z0rks4u7T y6UUq5jCI4/Umr0mY9xDWIymYe0VQaHgtrTltxNUWtTl44Gd X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: d236kQ0Ezo-VZRIIMQsl3QuVwt5eX5Nl X-Proofpoint-ORIG-GUID: d236kQ0Ezo-VZRIIMQsl3QuVwt5eX5Nl X-Authority-Analysis: v=2.4 cv=G7gcE8k5 c=1 sm=1 tr=0 ts=68b0dcc1 cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=VjVaSBsDX57WhQYIrYsA:9 a=QEXdDO2ut3YA:10 a=kacYvNCVWA4VmyqE58fU:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODI3MDE5OSBTYWx0ZWRfX1GDya1uk9bJn k210SFPAy038h4A08QAZ45k6aJb8WNzkwxMLgk5iNZObihMkuKuqyHwM/1RhmYT9G15eeAH/hHn bw0bEGOJqnLi2WYaIXCdlNiByQd43mnLErnNk3wKBvIMcqwg3OlwgWHXxzpHSbFqpsq9ZzmzDHh Fvz3YDeckNbt6hhqunoEQ5xDJ4paCi23bGgKXqGAL5GX6Kd6S282v+YSQvBDO9BICnaEsbuG79H fwjv+8mpawL1XSunzFzXb0KDZU7FSp3HkR0X7Km0Iaj5BR3aCj6H8j4iH1gk8eydUot/UIsWheR wG3eWN6vyRsbfxST3i9DBlIpojp7DPOH0/Yw+61AgnOPecVPQZzq4k6OvqoGLVot8jpwpkuNHgi 4KkxoMw3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-28_04,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 priorityscore=1501 adultscore=0 impostorscore=0 bulkscore=0 suspectscore=0 clxscore=1015 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508270199 From: Abhinav Kumar DP controller schema documents assigned-clocks and assigned-clock-parents. However these assignments should not be a part of the ABI: there are no actual requirements on the order of the assignments, MST cases require different number of clocks to be assigned, etc. Instead of fixing up the documentation, drop the assigned-clock-parents and assigned-clocks from the bindings. The generic clock/clock.yaml already covers these properties. Suggested-by: Krzysztof Kozlowski Signed-off-by: Abhinav Kumar Signed-off-by: Jessica Zhang Acked-by: Rob Herring (Arm) Signed-off-by: Dmitry Baryshkov --- .../devicetree/bindings/display/msm/dp-controller.yaml | 10 ------= ---- 1 file changed, 10 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index 6316c929fd66588b83d3abaf01d83a6b49b35e80..afe01332d66c3c2e6e5848ce3d8= 64079ce71f3cd 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -86,16 +86,6 @@ properties: - const: ctrl_link_iface - const: stream_pixel =20 - assigned-clocks: - items: - - description: link clock source - - description: pixel clock source - - assigned-clock-parents: - items: - - description: phy 0 parent - - description: phy 1 parent - phys: maxItems: 1 =20 --=20 2.47.2 From nobody Fri Oct 3 14:34:17 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4DB282E229E for ; Thu, 28 Aug 2025 22:48:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421318; cv=none; b=TEpwQaA0gjC7EXrj3orNDggn33hur9017YgrBjwHio/8p1fepFtaj5THb/+b+2wo8oEDEa2/WNagSz9DqEKizW70fr9DUATpirsgt4HC8QW354B7WEj60Fm9iYzXS4P3yhfaT78Dw7iagcu7Ga+047/rbPkeCoDYX7LQfZl1V9E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421318; c=relaxed/simple; bh=ckYO6kXK6LPmIWp1Ow/ZA2uLvZp9U+rQduyPy8DeDKY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Jg8UGUROwuPtY0DVIJzpMDDXPjBouyvlr7dYLlvRP/N1nrvmIp1hI8tFbehIh6OLdXPGNZ1hQuxouX8LOe3sRLm5IRs2iM9sJa0HqVZRt+cU68ASUUILcWbLlRll+eW4+sFJ+UO7NLmNPIvdhyMBwmK83ImRJMIpxuGKvwoo0vY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ibNKvDax; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ibNKvDax" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57SLWauL024755 for ; Thu, 28 Aug 2025 22:48:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= qOieTx33OYOAntck1pu6Ux3Fbf2SwcnRNN/9vHg8FaY=; b=ibNKvDaxNya5Qw3k HJivG8SC466TDvAr0uW0N3WHRG98/trU+OCA0F7l4GnobpgvAf9k/s8YtsCR9eSs gdexfLJtpeKMMkxNQR2kz4nXcix0vwSSNqRWraRwtWs/4Ool2Lj8DabWf5rqhnwi 1Cppzx/cEVb89x82LuwxwvJaA2PngdhXqtVIOi7JEc7YBXSxB4I6PcyOMtHdCSBp oqCraLSy6EaU3Q4auoPGwxzvz0v2uOxbqyVLST4n/AiiyvfPZVsDNasfOiCJXZeb BB2PCKfXw7VAqKyeMgGjWnqYO4yRPY5dva9QZAklIe9v2eFnTkqo/OmRaz2+p81P K+EWRA== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q5up1v3j-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 28 Aug 2025 22:48:35 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-4b2a1344b36so28299231cf.2 for ; Thu, 28 Aug 2025 15:48:35 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756421314; x=1757026114; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qOieTx33OYOAntck1pu6Ux3Fbf2SwcnRNN/9vHg8FaY=; b=C82uK2u1kh0BsbaKWECbSqiH4+zkQqNRk2HB2AA2tVy676bOmrbMk2mATgNHCvKM4O Y1Sbk/OLKIkcAV8Hp70dWaDXDN2oHa4ditBn7e83gjyn0Cl89Uf8ZeLl99TRz4X2lzrt /zTDjkO6eyfYyRxN8OLdq8VxHBM1JJ3noTb8+MM57WK3cAKmQRZNcWEkecDkURLtrTDo c5paT77ICvOZP+B5+nOT3WegFHTI70FQ6Ot7fWwRcK8BQv7yumKuq6NScYe/iVwRZaeu tb2bQTL477Hwv4SP2Y4CRyxcP8MpCKzBiRBD6GqptxCPvudExllBexLIJ0VD+/Q2mJPO r5Bg== X-Forwarded-Encrypted: i=1; AJvYcCU9+dzj2MJ5HCyU4nGKBD6iYvQZHNed4cXJjKpAShZoLDOQq9LJa4jBOW8TZ023JGFlm9Jfo+LVYnPu590=@vger.kernel.org X-Gm-Message-State: AOJu0YyrhZAKn0iKr2QlAcHeRHeBuHBTD2kUnEyS5lhESUk0TxL+vn4S N/x6GagnXP/Itg8MbeWL4gC0cbKRZLfr3DM3MfJ2asb6wFDetiVJ7e5fpYdOrmc8ffNgL4VbETm 96uS6MjBKq6xyW2I3WY5EHRq09Ji3mIZRRRDE+h64ITHgQcdFQ1SK/1uWY7mnztGm2jo= X-Gm-Gg: ASbGncusctupewCQWg2h9WPwThTVK3d381Vnqjv6ZUTmyUTVmDDFWmQ6fhUMCtfvfK/ PM4DJjq0qoRlbJV1V3z1nMWy8P14PAgiAqMdnejrnel0E6bVjls4dc81ItRzEP0RCmd6WFqfqtB Ty9T7e03VO9h1AGFZcp/dZ62KwbtMKw84p4DKATYHCvnFUxnQyXRz56oOwlh78zz8milEeVU9iq thZAx/hASuJoHepMw7bNCpo/5Vzng3hJ9AzortOgjkd5UdKJGUk+6waU+dKeS6fD3IjBoTZPiTi 5baw2yhXXc7ilhZT6b0wddORdIBA4fj97T+aL1SoLEvlSWlMTiGJvXQ0WIVlUbo+kKuwL2n12N3 xNDhBxe/6cBzOsriaasA/tQXLqWqQcORRowtsSszhGNvju/lHY3gz X-Received: by 2002:a05:622a:1a0f:b0:4b2:987d:3992 with SMTP id d75a77b69052e-4b2aaa27e0fmr265756881cf.14.1756421314186; Thu, 28 Aug 2025 15:48:34 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEfyvHqUxvJLfJeMWH5JgSwxE/VCHcSLym5cm/Ee7aWYkPEXlZsbqvRqR+C+qyKVz+azHQCjQ== X-Received: by 2002:a05:622a:1a0f:b0:4b2:987d:3992 with SMTP id d75a77b69052e-4b2aaa27e0fmr265756491cf.14.1756421313597; Thu, 28 Aug 2025 15:48:33 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55f678452e1sm143807e87.85.2025.08.28.15.48.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Aug 2025 15:48:32 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 29 Aug 2025 01:48:20 +0300 Subject: [PATCH v7 7/9] dt-bindings: display/msm: expand to support MST Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250829-dp_mst_bindings-v7-7-2b268a43917b@oss.qualcomm.com> References: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> In-Reply-To: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Abhinav Kumar X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=14870; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=C2VsL6/7386lEMyPGm3O80Fg6Ts6b/RJXYqdb7O+DBw=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBosNyxInvewydByX657ZIdq5YnisT50x/iMvVoR 6vtA+85z4mJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaLDcsQAKCRCLPIo+Aiko 1el3B/4+gw71d+6H6vzQlsJHjRbJ6xmik/0xR5d9Bj9fWRC7xbHwKuxz/fiP1iceYFVjj+g4qUH 8z4fnn7gaWzTp42H+kSB7xqcuHEVmUXUhtnLKiCOsyoi3E7Gm2eyMWoxLcSj7AffVEvHBPdVKQM HmgD9kv8zH/Gtbs6errqaCRlEeNHWu349dOiNdM9b8iDpuRh+Pb8mrQ6KHcMd5E0ohhrlQSSdeN AZ3Y+ddwE65V+RtIGjLQGiEncfeNUUDl2TX7yX9gX2llZS4juWXe0XbOvaITGXdUYt5Dg/m8FDb 48LXjUC1LjEoldlYPbbgxmmOdnjdnDLRO7FsIMhTUh7jFSks X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: KahPPpXkiVy_UM_FR4IrE0KuPdt1rgja X-Proofpoint-ORIG-GUID: KahPPpXkiVy_UM_FR4IrE0KuPdt1rgja X-Authority-Analysis: v=2.4 cv=JJo7s9Kb c=1 sm=1 tr=0 ts=68b0dcc3 cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=uRafYTt1GBQvBzODlV0A:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDAzMSBTYWx0ZWRfX05jCRKYETlOP JkYtvj6tHpCgMnwTHgtMje9OPZsRCOQoeIQkIhIRKQ4L++0rJWN3azXWVttQxuJ38tt7omWs2IB 2LqwxCoc9u3iwHQXgU6giGcpr8wy3azdx7us8TMqDSpTAKQQNxPB5dGTFcf/7MfGXN36Ks8yG1w f5dBz6M22n0ZDQza5QvIJWsIMaGb/dGDiCGUDbK4bdzuO7azsLxI/uACWdWTke/j1H9Bd6esNWw Chjy9Qt1hWC0GEWGOtLjYhLGBUARfGjhAcZ+qXVe8KSZuAHxcf0gCr13qBwNBv8YBQpgF8Cthm9 Rs5NVzP+GEkh4ZrSrptvhCGIOXDHYb9t59EZ76xT0yr8PMD4abMhs5NT5ktol0T70NOKZE3R8Jq pLCufs9k X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-28_04,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 adultscore=0 bulkscore=0 spamscore=0 impostorscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230031 From: Abhinav Kumar On a vast majority of Qualcomm chipsets DisplayPort controller can support several MST streams (up to 4x). To support MST these chipsets use up to 4 stream pixel clocks for the DisplayPort controller and several extra register regions. Expand corresponding region and clock bindings for these platforms and fix example schema files to follow updated bindings. Note: On chipsets that support MST, the number of streams supported can vary between controllers. For example, SA8775P supports 4 MST streams on mdss_dp0 but only 2 streams on mdss_dp1. Signed-off-by: Abhinav Kumar Signed-off-by: Jessica Zhang Signed-off-by: Dmitry Baryshkov --- .../bindings/display/msm/dp-controller.yaml | 91 ++++++++++++++++++= +++- .../bindings/display/msm/qcom,sa8775p-mdss.yaml | 26 +++++-- .../bindings/display/msm/qcom,sar2130p-mdss.yaml | 10 ++- .../bindings/display/msm/qcom,sc7280-mdss.yaml | 3 +- .../bindings/display/msm/qcom,sm7150-mdss.yaml | 10 ++- .../bindings/display/msm/qcom,sm8750-mdss.yaml | 10 ++- .../bindings/display/msm/qcom,x1e80100-mdss.yaml | 10 ++- 7 files changed, 138 insertions(+), 22 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index afe01332d66c3c2e6e5848ce3d864079ce71f3cd..8282f3ca45c8b18f159670a7d8c= 4d9515cdb62ca 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -66,25 +66,37 @@ properties: - description: link register block - description: p0 register block - description: p1 register block + - description: p2 register block + - description: p3 register block + - description: mst2link register block + - description: mst3link register block =20 interrupts: maxItems: 1 =20 clocks: + minItems: 5 items: - description: AHB clock to enable register access - description: Display Port AUX clock - description: Display Port Link clock - description: Link interface clock between DP and PHY - - description: Display Port Pixel clock + - description: Display Port stream 0 Pixel clock + - description: Display Port stream 1 Pixel clock + - description: Display Port stream 2 Pixel clock + - description: Display Port stream 3 Pixel clock =20 clock-names: + minItems: 5 items: - const: core_iface - const: core_aux - const: ctrl_link - const: ctrl_link_iface - const: stream_pixel + - const: stream_1_pixel + - const: stream_2_pixel + - const: stream_3_pixel =20 phys: maxItems: 1 @@ -166,7 +178,6 @@ required: allOf: # AUX BUS does not exist on DP controllers # Audio output also is present only on DP output - # p1 regions is present on DP, but not on eDP - if: properties: compatible: @@ -195,11 +206,83 @@ allOf: else: properties: aux-bus: false - reg: - minItems: 5 required: - "#sound-dai-cells" =20 + - if: + properties: + compatible: + contains: + enum: + # these platforms support SST only + - qcom,sc7180-dp + - qcom,sc7280-dp + - qcom,sc7280-edp + - qcom,sc8180x-edp + - qcom,sc8280xp-edp + then: + properties: + reg: + minItems: 5 + maxItems: 5 + clocks: + minItems: 5 + maxItems: 5 + + - if: + properties: + compatible: + contains: + enum: + # these platforms support 2 streams MST on some interfaces, + # others are SST only + - qcom,sc8280xp-dp + - qcom,x1e80100-dp + then: + properties: + reg: + minItems: 5 + maxItems: 5 + clocks: + minItems: 5 + maxItems: 6 + + - if: + properties: + compatible: + contains: + # 2 streams MST + enum: + - qcom,sc8180x-dp + - qcom,sdm845-dp + - qcom,sm8350-dp + - qcom,sm8650-dp + then: + properties: + reg: + minItems: 5 + maxItems: 5 + clocks: + minItems: 6 + maxItems: 6 + + - if: + properties: + compatible: + contains: + enum: + # these platforms support 4 stream MST on first DP, + # 2 streams MST on the second one. + - qcom,sa8775p-dp + then: + properties: + reg: + minItems: 9 + maxItems: 9 + clocks: + minItems: 6 + maxItems: 8 + additionalProperties: false =20 examples: diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sa8775p-mds= s.yaml b/Documentation/devicetree/bindings/display/msm/qcom,sa8775p-mdss.ya= ml index 1053b3bc49086185d17c7c18d56fb4caf98c2eda..e2730a2f25cfb0496f47ad9f3f9= cbf69b1d4649f 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sa8775p-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sa8775p-mdss.yaml @@ -375,7 +375,11 @@ examples: <0xaf54200 0x0c0>, <0xaf55000 0x770>, <0xaf56000 0x09c>, - <0xaf57000 0x09c>; + <0xaf57000 0x09c>, + <0xaf58000 0x09c>, + <0xaf59000 0x09c>, + <0xaf5a000 0x23c>, + <0xaf5b000 0x23c>; =20 interrupt-parent =3D <&mdss0>; interrupts =3D <12>; @@ -384,16 +388,28 @@ examples: <&dispcc_dptx0_aux_clk>, <&dispcc_dptx0_link_clk>, <&dispcc_dptx0_link_intf_clk>, - <&dispcc_dptx0_pixel0_clk>; + <&dispcc_dptx0_pixel0_clk>, + <&dispcc_dptx0_pixel1_clk>, + <&dispcc_dptx0_pixel2_clk>, + <&dispcc_dptx0_pixel3_clk>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel", + "stream_2_pixel", + "stream_3_pixel"; =20 assigned-clocks =3D <&dispcc_mdss_dptx0_link_clk_src>, - <&dispcc_mdss_dptx0_pixel0_clk_src>; - assigned-clock-parents =3D <&mdss0_dp0_phy 0>, <&mdss0_dp0_phy= 1>; + <&dispcc_mdss_dptx0_pixel0_clk_src>, + <&dispcc_mdss_dptx0_pixel1_clk_src>, + <&dispcc_mdss_dptx0_pixel2_clk_src>, + <&dispcc_mdss_dptx0_pixel3_clk_src>; + assigned-clock-parents =3D <&mdss0_dp0_phy 0>, + <&mdss0_dp0_phy 1>, + <&mdss0_dp0_phy 1>, + <&mdss0_dp0_phy 1>; =20 phys =3D <&mdss0_dp0_phy>; phy-names =3D "dp"; diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sar2130p-md= ss.yaml b/Documentation/devicetree/bindings/display/msm/qcom,sar2130p-mdss.= yaml index 870144b53cec9d3e0892276e14b49b745d021879..44c1bb9e41094197b2a6855c0d9= 92fda8c1240a4 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sar2130p-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sar2130p-mdss.yaml @@ -207,16 +207,20 @@ examples: <&dispcc_disp_cc_mdss_dptx0_aux_clk>, <&dispcc_disp_cc_mdss_dptx0_link_clk>, <&dispcc_disp_cc_mdss_dptx0_link_intf_clk>, - <&dispcc_disp_cc_mdss_dptx0_pixel0_clk>; + <&dispcc_disp_cc_mdss_dptx0_pixel0_clk>, + <&dispcc_disp_cc_mdss_dptx0_pixel1_clk>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc_disp_cc_mdss_dptx0_link_clk_src>, - <&dispcc_disp_cc_mdss_dptx0_pixel0_clk_src>; + <&dispcc_disp_cc_mdss_dptx0_pixel0_clk_src>, + <&dispcc_disp_cc_mdss_dptx0_pixel1_clk_src>; assigned-clock-parents =3D <&usb_dp_qmpphy_QMP_USB43DP_DP_LINK= _CLK>, + <&usb_dp_qmpphy_QMP_USB43DP_DP_VCO_DI= V_CLK>, <&usb_dp_qmpphy_QMP_USB43DP_DP_VCO_DI= V_CLK>; =20 phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sc7280-mdss= .yaml b/Documentation/devicetree/bindings/display/msm/qcom,sc7280-mdss.yaml index 2947f27e0585216ca0e1eab6a79afcb21323b201..b643d3adf66947095490b51625a= 03635c64c37c2 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sc7280-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sc7280-mdss.yaml @@ -281,7 +281,8 @@ examples: reg =3D <0xaea0000 0x200>, <0xaea0200 0x200>, <0xaea0400 0xc00>, - <0xaea1000 0x400>; + <0xaea1000 0x400>, + <0xaea1400 0x400>; =20 interrupt-parent =3D <&mdss>; interrupts =3D <14>; diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm7150-mdss= .yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm7150-mdss.yaml index c5d209019124da3127285f61bf5a27d346a3d8a1..9b0621d88d508fb441f004261c4= 2c2473bea2bcb 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sm7150-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sm7150-mdss.yaml @@ -394,16 +394,20 @@ examples: <&dispcc_mdss_dp_aux_clk>, <&dispcc_mdss_dp_link_clk>, <&dispcc_mdss_dp_link_intf_clk>, - <&dispcc_mdss_dp_pixel_clk>; + <&dispcc_mdss_dp_pixel_clk>, + <&dispcc_mdss_dp_pixel1_clk>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc_mdss_dp_link_clk_src>, - <&dispcc_mdss_dp_pixel_clk_src>; + <&dispcc_mdss_dp_pixel_clk_src>, + <&dispcc_mdss_dp_pixel1_clk_src>; assigned-clock-parents =3D <&dp_phy 0>, + <&dp_phy 1>, <&dp_phy 1>; =20 operating-points-v2 =3D <&dp_opp_table>; diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm8750-mdss= .yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm8750-mdss.yaml index 72c70edc1fb01c61f8aad24fdb58bfb4f62a6e34..4151f475f3bc36a584493722db2= 07a3dd5f96eed 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sm8750-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sm8750-mdss.yaml @@ -401,16 +401,20 @@ examples: <&disp_cc_mdss_dptx0_aux_clk>, <&disp_cc_mdss_dptx0_link_clk>, <&disp_cc_mdss_dptx0_link_intf_clk>, - <&disp_cc_mdss_dptx0_pixel0_clk>; + <&disp_cc_mdss_dptx0_pixel0_clk>, + <&disp_cc_mdss_dptx0_pixel1_clk>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&disp_cc_mdss_dptx0_link_clk_src>, - <&disp_cc_mdss_dptx0_pixel0_clk_src>; + <&disp_cc_mdss_dptx0_pixel0_clk_src>, + <&disp_cc_mdss_dptx0_pixel1_clk_src>; assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_= LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VC= O_DIV_CLK>, <&usb_dp_qmpphy QMP_USB43DP_DP_VC= O_DIV_CLK>; =20 operating-points-v2 =3D <&dp_opp_table>; diff --git a/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-md= ss.yaml b/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.= yaml index e35230a864379c195600ff67820d6a39b6f73ef4..8d698a2e055a88b6485606d9708= e488e6bc82341 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.yaml @@ -183,15 +183,19 @@ examples: <&dispcc_dptx0_aux_clk>, <&dispcc_dptx0_link_clk>, <&dispcc_dptx0_link_intf_clk>, - <&dispcc_dptx0_pixel0_clk>; + <&dispcc_dptx0_pixel0_clk>, + <&dispcc_dptx0_pixel1_clk>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc_mdss_dptx0_link_clk_src>, - <&dispcc_mdss_dptx0_pixel0_clk_src>; + <&dispcc_mdss_dptx0_pixel0_clk_src>, + <&dispcc_mdss_dptx0_pixel1_clk_src>; assigned-clock-parents =3D <&usb_1_ss0_qmpphy QMP_USB43DP_DP_L= INK_CLK>, + <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 operating-points-v2 =3D <&mdss_dp0_opp_table>; --=20 2.47.2 From nobody Fri Oct 3 14:34:17 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 474FD2EB840 for ; Thu, 28 Aug 2025 22:48:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421318; cv=none; b=brUdgaoYjQPng1EseTXQ2ec2X9JZO7cJox1kXHU4/wcAUVtb5RNPmLEXgLIqzXLz/xEYeLIonWlnc3uZFny7JKHbiBoey5gIGS9RW5GKOF9rSefg9fR2RtPG9i9qbpI6e1jDypjG4uRebyOb7j5UdONeXKVN6duiEK/0p34nJuY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421318; c=relaxed/simple; bh=ZkVsyVv2vIclITxHSKeCRDNao5rKWcCBXSWeGP43FaA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aZ+QnvzLz7xTagNZBX8/Yea2M2YlwnHpI6mc8kV56jb+7VXMyBFaRGTnnLGvJa3zFrGHAE5/Wzk4u7nBYrLfOcILSUe7Urjw7jJx5gAsgEIXRJUnsmADOXgENK52EDPpFk6/+8Rhd6ZjqaDioYDUIUe7jmPPW37be77KiYpkAW4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=B6BlvEHF; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="B6BlvEHF" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57SLWZ2J024741 for ; Thu, 28 Aug 2025 22:48:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= G+WQfJRfJ+ojjNuByHH0CbbmaQV8ss9XcUKP18Ee7Z0=; b=B6BlvEHFZ2mfXJia x8Y2FH2KPv9Y3Yn4r87ZmUODfQXjhnMlCGXFaNDO2mCr1S/j9Qmn8PTeOYixJtH5 EREyJqsa/GIIdNWAgMsQP87srTHGmj0xwgxl1WzrhtsJOBu692MuU8tKcWOWFRVM Xd7XD8ccqcIx0ZS0PNfC+8OGnAzucl1rXzVfku6ECW2CIQASX8znxWvztLU92AQ7 +r5TjDEY75qcEJEIFsZBAgVk96QGYhN8XyzdbpsjPVzKKZ0J+NEOB4zjbzy1nBF6 nQK+u0sRAPTU35Jf6p+vmKclNV+rGbmli5b9BUYeO6IHU6AWmiwxPnWOLrAEL/+E Qj7N8Q== Received: from mail-qv1-f69.google.com (mail-qv1-f69.google.com [209.85.219.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q5up1v3s-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 28 Aug 2025 22:48:36 +0000 (GMT) Received: by mail-qv1-f69.google.com with SMTP id 6a1803df08f44-70d903d04dbso32793486d6.0 for ; Thu, 28 Aug 2025 15:48:36 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756421315; x=1757026115; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=G+WQfJRfJ+ojjNuByHH0CbbmaQV8ss9XcUKP18Ee7Z0=; b=VrjX/LX4cfoK934FAzGuwbhXVtzKww3NH5VzMTjO62dXtpYlOEuS+QJil++ddwKXXm 96BBeRCO3xbfUCRCc614H3CdcSgrtkKs65iAInQcLdKzVLW3uFaDGZhfdz4fMPrdaP9p 2FsuVNPw6PbQCjPRhAJYD5nGmtJLyHn8zcR96BI5IxNH5tidRo/qbI6IU9Qcx403x+K5 NmgO7DttsfMoKRmT+vJ8PVbZiqo4pOaSuwHRaN7hbgtL0XP0quoSMQcqljjduRPvFhQm ad8Jm8LbVC3zzPFxuyH2MB4Gk2iUoRIPVsqDPe2USFvZy6j30C69S2XhYlpRPzrqk7g2 DjPg== X-Forwarded-Encrypted: i=1; AJvYcCXXI2WhxsafGAtRJgD5PUk7cCMZz1fDhUUTdXdofQs4aiHSSEcwSF2ogAq0ehui7b424sGdgI0KtG6yc3c=@vger.kernel.org X-Gm-Message-State: AOJu0YxYMH1N28eWkddIOIJ4r3UxvsGqSIVslQt34/4jtenslfN5Gjk4 1LXZMTzqMj4oTDE30hil8Xf7EITVIXQKhhYrxdiuO/DGNtoqNSIlECTOfxf9tRyHJOb4ilRKs3H FSCd3erkdGfT2u4lbcxVSytgnTxQuZoUPVUuFkuWddtjpvYmlqsZRBDSO/hXsQ4RPWwE= X-Gm-Gg: ASbGncv6TbJBgG8k0/PODBGVIHFzJm9rKJwEeIwTrwDNu/MNnCT8hDtuIcSo0ggjNns G4K2Uj2AvwkHq/DQndBbKLBAH2ekEc6qrM30fsNC1IGCnQjN367KXU7ssfCw2Fe+tLVh0ZxA8/b 5pIESKWMlmekvmEaFJcHgohieUZdu1dscNnFs0KQRDe9ICb7/FIxoVjymQpQffUQ3A/Q/HOECOv 0fJ/xOG1FaQfM/0MMbRHx3DsJmOU3FsdBbmGZqkLGRlcJqKWxGjcemCNF1HMhYWjNZa9TVLG8mf YLWWoVKVSOUI1aonvHu25UJ9i0V7KnIB39mmgfc4jVQ1dCnLxUwKNVNrZGXeo56QTwH1h0PgOPZ V9E5lR1/fT3c3vYstb7uoQVGS1ALbPm+K526+NSdv72crj9lFguay X-Received: by 2002:a05:622a:428b:b0:4b0:64f9:decf with SMTP id d75a77b69052e-4b2aaad0920mr343641551cf.41.1756421315553; Thu, 28 Aug 2025 15:48:35 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFm1EpMVEwDrDbJgOawMde18SyT48ZLYFgZYxxlnkKlKJBpSV8cG8pnZW7P4h8bSc3I/QCRBA== X-Received: by 2002:a05:622a:428b:b0:4b0:64f9:decf with SMTP id d75a77b69052e-4b2aaad0920mr343641131cf.41.1756421314975; Thu, 28 Aug 2025 15:48:34 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55f678452e1sm143807e87.85.2025.08.28.15.48.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Aug 2025 15:48:34 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 29 Aug 2025 01:48:21 +0300 Subject: [PATCH v7 8/9] arm64: dts: qcom: sm6350: correct DP compatibility strings Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250829-dp_mst_bindings-v7-8-2b268a43917b@oss.qualcomm.com> References: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> In-Reply-To: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1018; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=ZkVsyVv2vIclITxHSKeCRDNao5rKWcCBXSWeGP43FaA=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBosNyxmDIKU1FWxpw5qkI4IleTgCRIf37TGB75q y/8eWDgmmSJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaLDcsQAKCRCLPIo+Aiko 1Qn4CACvdDokyDQ6C7VsJFvZZmp5DdMfytpyhmZAZh9fT3RIKIlB5h2RiTJdcd74uapEPVpke/y UI3uJ6RbN5Sj4pS8kEwnp0iz4EkgRbgAzLOEEqRGTXv4UjH8danqFRirlJ8jJPNM6xbx9oFIYrY yqeT39+MQjSKmf1Insyxfe4LOdu3TRjtT+XYNir0f89cOk6SfQOHBP/b0mPA/IqtonvVo8hiSn2 +s2ZQ+9xCpxGMdHfz33C99dW4ayKouSOFmcbtfZLllIh5zSXwn3yOMnA9J5sY7r4Y1AHWo5fTDC Qpz/7QAZPCOL3tgTOozM0Wnoodq+JQAOF1WB+mw/lmXcWXbz X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: uUJwfr92hZWeEKqwvCgGLptYjfmoQkWK X-Proofpoint-ORIG-GUID: uUJwfr92hZWeEKqwvCgGLptYjfmoQkWK X-Authority-Analysis: v=2.4 cv=JJo7s9Kb c=1 sm=1 tr=0 ts=68b0dcc4 cx=c_pps a=wEM5vcRIz55oU/E2lInRtA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=P5fMS2Mpt_njWCDp3nYA:9 a=QEXdDO2ut3YA:10 a=OIgjcC2v60KrkQgK7BGD:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDAzMSBTYWx0ZWRfX6wDuPMUx3IgT qgAD6ifsIAOOU5F8rBiXyANzx3yG4rMrUYc4SUXe1eIYb2JufoaGetthr9pRagZHpnQu5+vpSpn I8YqEKleh8j0MovZMkr/sb7zdwkomfexiAevfZqxVHkQwy708kQ7OdWORGQAvW1599Qqz5lCzOF uObsD46lTXyaK1BjbS27bmaA/Z8+sXmdCkgtSRlvXQh+oQbhJCHt1XpCn7bNKmYPWfal+d4IMI0 G8gf1ZR4tiYreqgNszqP+9sVPLLXNiotGJNMTA7IMIBzHOj/pWD/eOJkwPvEZWv4y8Z0XRJRLOt Em3BEyHrqsnMJLvw0OgX5EPtKCKDi0bIMIor2lyma+XcK9Ktt3KlgZucF+GMiBi16mkioq4mMhS uQY8+451 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-28_04,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 adultscore=0 bulkscore=0 spamscore=0 impostorscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230031 SM6350 doesn't have MST support, as such in DT schema it has been switched to use SC7180 as a fallback compatible. Make DT file implement this change. Fixes: 62f87a3cac4e ("arm64: dts: qcom: sm6350: Add DisplayPort controller") Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sm6350.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/sm6350.dtsi b/arch/arm64/boot/dts/qco= m/sm6350.dtsi index 2493b9611dcb675f4c33794ecc0ee9e8823e24d4..8459b27cacc72a4827a2e289e66= 9163ad6250059 100644 --- a/arch/arm64/boot/dts/qcom/sm6350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6350.dtsi @@ -2249,7 +2249,7 @@ opp-560000000 { }; =20 mdss_dp: displayport-controller@ae90000 { - compatible =3D "qcom,sm6350-dp", "qcom,sm8350-dp"; + compatible =3D "qcom,sm6350-dp", "qcom,sc7180-dp"; reg =3D <0x0 0xae90000 0x0 0x200>, <0x0 0xae90200 0x0 0x200>, <0x0 0xae90400 0x0 0x600>, --=20 2.47.2 From nobody Fri Oct 3 14:34:17 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C8BCD2EE611 for ; Thu, 28 Aug 2025 22:48:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421322; cv=none; b=X36tNlN2Uv4jubWLrWHDeRzkRg7Bxc1K2u9Ac8rk/1tN5eih5xBl2ElGqky0VFbgKUCNdVpF3fUIcGxo7bk+Tu3ob8cPMdlaWGI1AIblbz8l7Q222ur+q8bDokAfzEx0YlSHcsq8NMviqs0ORZbUlP2nTnQQhOTWw8p1r5QIjxc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756421322; c=relaxed/simple; bh=gMisimyzVOvecuJQNa2f1wDcJTrDOntt4ySb9o1AL0M=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=p5rfxAkIIXCIjOnh7pVAxX8GxmOK64+7WhQ8pIGwmHkjZ92N/sQ+beA+0ivLTat1D8n26Ocn6n0uS4ZWPtW2qH22i+qFhtWcQ+QxM+lDCOiDxGORPnUT2hBaHxBbDNFpzrFSai43dEqcRGmUGO+9Hxh4durpySTd6D6xjbimaNc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bH3BS4y8; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bH3BS4y8" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57SLWo0L007708 for ; Thu, 28 Aug 2025 22:48:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= rSW7bLFIv68K0TSOLOOLS4hy7/h4TH1xVhjVjSmVIvg=; b=bH3BS4y8K5nZIDhH ydDmJ75gsanRqOcV6MfyRDF1kwxdq2hP65NYsNZKd+SuJJeE6E3E5W0f6jl5CzHv 0N6HbqIgQLzlwJXiqm8uJro1SaIsyXZkvRXq33eWA7DwC3Nu6KWD7VL+zCKxBQZC 7bNFGepDQA53W6+zGCaYLHpL9d2Mm9yF9sBkky8fTesVxUaPleylhxKpLcwwOViW vVNGwenRa6VeXWXoQvD29ng80xBvVAyUFxo2ELU2PXDSElXoSn0eXMb0uzCer2TN 4sf92679WRAG73sFzXPZnq2XgVhqazWc1TpcWalCZE0d9jvTgg+Iuq87nqfymCF7 2ySAwA== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q5we9q7f-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 28 Aug 2025 22:48:38 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-4b30d6ed3a4so2563061cf.3 for ; Thu, 28 Aug 2025 15:48:38 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756421318; x=1757026118; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rSW7bLFIv68K0TSOLOOLS4hy7/h4TH1xVhjVjSmVIvg=; b=UtHJqWDDhDhn65lzGqrKDvqnmVfPyiPAYUHaDmIlzTNlO7eloGB/QztTECKra5fF6w WM8BZgEa8/rPwWW8lXSbQ7T+U3RYS8RyoN/EyEkpz1u+ZmKVt7OaicPYwWHDHkDsbVuy 7ryGIiW/7UwtvowLsku02vAJNtPepqlYD7Q3q/+gvomJHn0FoYoy0mAVqEoyBTdvg8/p C1Lu7zHZdPYG1HMJXFXI+yK9AcR4eZ+hWCcbZ0nQtpWTqvV9JBUlH9y6pZqjMaxr8WbG l8EEjPisU1nY4q6i2VxSfpehMzxMNws6utiX5Nj8rXvEgiTQtROPoPUrlnivpnPFDxbs KcMw== X-Forwarded-Encrypted: i=1; AJvYcCXCBvvsOmkMAGseTwLSFZQs9pN1JlM0ykPMjN9y4HIe6Cr29/6yShmdBqgyXtQl91qP5bOpaho+Gt8sdOk=@vger.kernel.org X-Gm-Message-State: AOJu0Ywpc6QQor28EFF/isnvWlrWKeny/ctaNkYkeUbO4x+gJDS4NqJP DAl6E02co7LKlj/p+cbTzpzfkzd0Oq1fTP0HhlXH1URwnD1s9OXN5BkOr5O82ZX4YTuOJofSrkA U0aV9NqpWKLQY6Xl5e68ZkEWAjQH0qrtmfKqlqi+5Vb2zTK9FuXGm66ypHNL3ofNyorP8fq1htY A= X-Gm-Gg: ASbGncvwLF2tKkQglaO6DbmuiGrguQSLLrikonz5IoiV6q6meRxCPLIfNBpT3cAkBUZ mwLp4oxcqinEog4sZceax1fyEyz4hSJCLvryrEBqbQ6u3H7PSBNU73tWuvw6tfuhYId0Y2nM4R4 lT+Rdb1MVzMuEO2rYgtzu3wVnLcFxghDVjHEBFkic/wM1QXrnea/h6P7ptDTsPcgz/enkwl07dc tG/6qSL8zDdybZKceaSHjhmL0jvMavnnHXEQogxB5R/tG39XLLuTmaEEvEH0j5Go61neEF3Xwo9 NDlyG0L7ALN7n+wZZJ5InJeaxhKa0/8iz6ULAHLOZ3gyVw4w0NmP8KZYznIB32q79YzH6UYFgBb cL0rvv+41/exepeulDY1K813YcA19Q0aimXeyOFgQSg+E6awO1L5Q X-Received: by 2002:a05:622a:4ac8:b0:4b2:e0ac:63b0 with SMTP id d75a77b69052e-4b2e0ac6451mr135195241cf.77.1756421317401; Thu, 28 Aug 2025 15:48:37 -0700 (PDT) X-Google-Smtp-Source: AGHT+IE39XtIWUxRdeQ8RUU9D0Kf4DEta2iPaLgOGZoJYGgP+lDkjeb5wUN/HPg383aP9oNttYjtAQ== X-Received: by 2002:a05:622a:4ac8:b0:4b2:e0ac:63b0 with SMTP id d75a77b69052e-4b2e0ac6451mr135195021cf.77.1756421316735; Thu, 28 Aug 2025 15:48:36 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55f678452e1sm143807e87.85.2025.08.28.15.48.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Aug 2025 15:48:35 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 29 Aug 2025 01:48:22 +0300 Subject: [PATCH v7 9/9] arm64: dts: qcom: Add MST pixel streams for displayport Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250829-dp_mst_bindings-v7-9-2b268a43917b@oss.qualcomm.com> References: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> In-Reply-To: <20250829-dp_mst_bindings-v7-0-2b268a43917b@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=29526; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=un7p6ZEgt0DLL4VOauc1Tk5vKgqenX8wQes1+jhJheY=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBosNyxtSL39dWmY6SDQwNg89FVS5eZxz1+DSxVS GReSTuU96eJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaLDcsQAKCRCLPIo+Aiko 1bpECACP5Et3UVovhvEAp2fkJuHrV9egijlu5C/advdkMLc2EKyYA6O6UoGx0b80O9uDWeM8vYY z2GU5ytUQaAqj4dDvugr2Tt2/d7aZC1VoPiyMpazpVwrzAL1hzlwa9b/963/KH9cEdQWP2ZoTtT jN7+Oa5UZkKpp6QsK+nSj72Tw7oCUZMqGMBgNKgBhA+GO0w7ZivWhCkUqkhETVSk76FdbTx3jEq 1/dg+YY1qF2rWpARkLqVYbmulV6xtP6ASLXUWK2VcGoo4uya46a1ODmBpAoPIgNip/mMTB+pDGT rhwxenZYK4L2wpF+G3fJf4Nm0623i2TcHoG9R03dwqCNWCfl X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: SCrQmcf_Ss_2yhlRHtF9a9BssQawsQmg X-Proofpoint-ORIG-GUID: SCrQmcf_Ss_2yhlRHtF9a9BssQawsQmg X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDAzMyBTYWx0ZWRfX+UbQ6cPdys45 2PC3yQOnQ0OnnZCDb8Wjv7sLnSFYP8u1W9gAToxu+1OrhAC1wFTWa3mf6mdGbWULgoRteNY5eCF 4j8HgOWpliIMx2pWzOhZ+lhwV2shR87nBkP0dk9SIvVhHvmTG3R8ASHaH3JwnEiQusVuBrIg/WP XKE6I1Bz2AmYzG59BNNZcpIhl1v6VS6SE6QE/GLXY1CRX9tjCnBRwkfAT5G0LrUKo8mzdleZCV9 xLMFbTecDra0GlV2n8f4FMKKv0huOmMO8lFQ5lTzd916NBJCP7/0nIYyyw5yFQfKlkEyF/LzaNt mK4wImSgEuokQMBm/+glYIpnM5qWMZ/BEOMglHEX4gW7dPtw31DWWy5+MADOXa+L9tQZweMJHIh Eij8NLge X-Authority-Analysis: v=2.4 cv=BJazrEQG c=1 sm=1 tr=0 ts=68b0dcc6 cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=w1STtvVAkJ5k5OLWU0AA:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-28_04,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 priorityscore=1501 clxscore=1015 impostorscore=0 bulkscore=0 phishscore=0 suspectscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230033 From: Jessica Zhang Update Qualcomm DT files in order to declare extra stream pixel clocks and extra register resources used on these platforms to support DisplayPort MST. Signed-off-by: Jessica Zhang Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/lemans.dtsi | 46 +++++++++++++++++----- arch/arm64/boot/dts/qcom/sar2130p.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sc7280.dtsi | 3 +- arch/arm64/boot/dts/qcom/sc8180x.dtsi | 23 +++++++---- arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 72 +++++++++++++++++++++++-------= ---- arch/arm64/boot/dts/qcom/sdm845.dtsi | 15 +++++-- arch/arm64/boot/dts/qcom/sm8150.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sm8250.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sm8350.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sm8450.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sm8550.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sm8650.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 30 +++++++++----- 13 files changed, 185 insertions(+), 74 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/lemans.dtsi b/arch/arm64/boot/dts/qco= m/lemans.dtsi index 64f5378c6a4770cee2c7d76cde1098d7df17a24a..a1e033089860504844727fd9cd8= 87f0808de1607 100644 --- a/arch/arm64/boot/dts/qcom/lemans.dtsi +++ b/arch/arm64/boot/dts/qcom/lemans.dtsi @@ -4694,7 +4694,11 @@ mdss0_dp0: displayport-controller@af54000 { <0x0 0x0af54200 0x0 0x0c0>, <0x0 0x0af55000 0x0 0x770>, <0x0 0x0af56000 0x0 0x09c>, - <0x0 0x0af57000 0x0 0x09c>; + <0x0 0x0af57000 0x0 0x09c>, + <0x0 0x0af58000 0x0 0x09c>, + <0x0 0x0af59000 0x0 0x09c>, + <0x0 0x0af5a000 0x0 0x23c>, + <0x0 0x0af5b000 0x0 0x23c>; =20 interrupt-parent =3D <&mdss0>; interrupts =3D <12>; @@ -4703,15 +4707,28 @@ mdss0_dp0: displayport-controller@af54000 { <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel", + "stream_2_pixel", + "stream_3_pixel"; assigned-clocks =3D <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss0_dp0_phy 0>, <&mdss0_dp0_phy 1>; + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK_SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK_SRC>; + assigned-clock-parents =3D <&mdss0_dp0_phy 0>, + <&mdss0_dp0_phy 1>, + <&mdss0_dp0_phy 1>, + <&mdss0_dp0_phy 1>, + <&mdss0_dp0_phy 1>; phys =3D <&mdss0_dp0_phy>; phy-names =3D "dp"; =20 @@ -4773,7 +4790,11 @@ mdss0_dp1: displayport-controller@af5c000 { <0x0 0x0af5c200 0x0 0x0c0>, <0x0 0x0af5d000 0x0 0x770>, <0x0 0x0af5e000 0x0 0x09c>, - <0x0 0x0af5f000 0x0 0x09c>; + <0x0 0x0af5f000 0x0 0x09c>, + <0x0 0x0af60000 0x0 0x09c>, + <0x0 0x0af61000 0x0 0x09c>, + <0x0 0x0af62000 0x0 0x23c>, + <0x0 0x0af63000 0x0 0x23c>; =20 interrupt-parent =3D <&mdss0>; interrupts =3D <13>; @@ -4782,15 +4803,20 @@ mdss0_dp1: displayport-controller@af5c000 { <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_AUX_CLK>, <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_LINK_CLK>, <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, - <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK>; + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; assigned-clocks =3D <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, - <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss0_dp1_phy 0>, <&mdss0_dp1_phy 1>; + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&mdss0_dp1_phy 0>, + <&mdss0_dp1_phy 1>, + <&mdss0_dp1_phy 1>; phys =3D <&mdss0_dp1_phy>; phy-names =3D "dp"; =20 diff --git a/arch/arm64/boot/dts/qcom/sar2130p.dtsi b/arch/arm64/boot/dts/q= com/sar2130p.dtsi index 38f7869616ff01ece3799ced15c39375d629e364..62bd535d7f14bed10fae329b20a= c97cb63f3761b 100644 --- a/arch/arm64/boot/dts/qcom/sar2130p.dtsi +++ b/arch/arm64/boot/dts/qcom/sar2130p.dtsi @@ -2144,16 +2144,20 @@ mdss_dp0: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qco= m/sc7280.dtsi index 0dd6a5c91d109c78333f6b90104fa51fcf3bd64c..375e890f02c7d1cb06845293f17= deb6ec45f9c5a 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -5047,7 +5047,8 @@ mdss_edp: edp@aea0000 { reg =3D <0 0x0aea0000 0 0x200>, <0 0x0aea0200 0 0x200>, <0 0x0aea0400 0 0xc00>, - <0 0x0aea1000 0 0x400>; + <0 0x0aea1000 0 0x400>, + <0 0x0aea1400 0 0x400>; =20 interrupt-parent =3D <&mdss>; interrupts =3D <14>; diff --git a/arch/arm64/boot/dts/qcom/sc8180x.dtsi b/arch/arm64/boot/dts/qc= om/sc8180x.dtsi index 70c87c79e1325f4ab4c81f34e99c0b52be4b3810..e6a7248040095077d6f98d632f4= e8a1868432445 100644 --- a/arch/arm64/boot/dts/qcom/sc8180x.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8180x.dtsi @@ -3241,16 +3241,20 @@ mdss_dp0: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_prim_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_prim_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_prim_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_prim_qmpphy QMP_USB43DP_DP_PHY>; @@ -3319,16 +3323,20 @@ mdss_dp1: displayport-controller@ae98000 { <&dispcc DISP_CC_MDSS_DP_AUX1_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK1_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK1_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL2_CLK>; + <&dispcc DISP_CC_MDSS_DP_PIXEL2_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK1_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL2_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL2_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_sec_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_sec_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_sec_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_sec_qmpphy QMP_USB43DP_DP_PHY>; @@ -3389,7 +3397,8 @@ mdss_edp: displayport-controller@ae9a000 { reg =3D <0 0xae9a000 0 0x200>, <0 0xae9a200 0 0x200>, <0 0xae9a400 0 0x600>, - <0 0xae9aa00 0 0x400>; + <0 0xae9aa00 0 0x400>, + <0 0xae9b000 0 0x400>; interrupt-parent =3D <&mdss>; interrupts =3D <14>; clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi b/arch/arm64/boot/dts/q= com/sc8280xp.dtsi index 421693208af0d5baeaa14ba2bbf29cbbc677e732..ad04868763d00221ed9939c7613= 2977b83762cd7 100644 --- a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi @@ -4338,15 +4338,19 @@ mdss0_dp0: displayport-controller@ae90000 { <&dispcc0 DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc0 DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_0_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_0_qmpphy QMP_USB43DP_DP_PHY>; @@ -4417,14 +4421,18 @@ mdss0_dp1: displayport-controller@ae98000 { <&dispcc0 DISP_CC_MDSS_DPTX1_AUX_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX1_LINK_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, - <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL0_CLK>; + <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + "ctrl_link_iface", "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc0 DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, - <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>; + <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; @@ -4494,10 +4502,12 @@ mdss0_dp2: displayport-controller@ae9a000 { <&dispcc0 DISP_CC_MDSS_DPTX2_AUX_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX2_LINK_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, - <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL0_CLK>; + <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL0_CLK>, + <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + "ctrl_link_iface", "stream_pixel", + "stream_1_pixel"; interrupt-parent =3D <&mdss0>; interrupts =3D <14>; phys =3D <&mdss0_dp2_phy>; @@ -4505,8 +4515,11 @@ mdss0_dp2: displayport-controller@ae9a000 { power-domains =3D <&rpmhpd SC8280XP_MMCX>; =20 assigned-clocks =3D <&dispcc0 DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, - <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss0_dp2_phy 0>, <&mdss0_dp2_phy 1>; + <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>, + <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&mdss0_dp2_phy 0>, + <&mdss0_dp2_phy 1>, + <&mdss0_dp2_phy 1>; operating-points-v2 =3D <&mdss0_dp2_opp_table>; =20 #sound-dai-cells =3D <0>; @@ -5675,10 +5688,12 @@ mdss1_dp0: displayport-controller@22090000 { <&dispcc1 DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + "ctrl_link_iface", "stream_pixel", + "stream_1_pixel"; interrupt-parent =3D <&mdss1>; interrupts =3D <12>; phys =3D <&mdss1_dp0_phy>; @@ -5686,8 +5701,11 @@ mdss1_dp0: displayport-controller@22090000 { power-domains =3D <&rpmhpd SC8280XP_MMCX>; =20 assigned-clocks =3D <&dispcc1 DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss1_dp0_phy 0>, <&mdss1_dp0_phy 1>; + <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&mdss1_dp0_phy 0>, + <&mdss1_dp0_phy 1>, + <&mdss1_dp0_phy 1>; operating-points-v2 =3D <&mdss1_dp0_opp_table>; =20 #sound-dai-cells =3D <0>; @@ -5750,10 +5768,12 @@ mdss1_dp1: displayport-controller@22098000 { <&dispcc1 DISP_CC_MDSS_DPTX1_AUX_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX1_LINK_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, - <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL0_CLK>; + <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + "ctrl_link_iface", "stream_pixel", + "stream_1_pixel"; interrupt-parent =3D <&mdss1>; interrupts =3D <13>; phys =3D <&mdss1_dp1_phy>; @@ -5761,8 +5781,11 @@ mdss1_dp1: displayport-controller@22098000 { power-domains =3D <&rpmhpd SC8280XP_MMCX>; =20 assigned-clocks =3D <&dispcc1 DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, - <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss1_dp1_phy 0>, <&mdss1_dp1_phy 1>; + <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&mdss1_dp1_phy 0>, + <&mdss1_dp1_phy 1>, + <&mdss1_dp1_phy 1>; operating-points-v2 =3D <&mdss1_dp1_opp_table>; =20 #sound-dai-cells =3D <0>; @@ -5825,10 +5848,12 @@ mdss1_dp2: displayport-controller@2209a000 { <&dispcc1 DISP_CC_MDSS_DPTX2_AUX_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX2_LINK_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, - <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL0_CLK>; + <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL0_CLK>, + <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + "ctrl_link_iface", "stream_pixel", + "stream_1_pixel"; interrupt-parent =3D <&mdss1>; interrupts =3D <14>; phys =3D <&mdss1_dp2_phy>; @@ -5836,8 +5861,11 @@ mdss1_dp2: displayport-controller@2209a000 { power-domains =3D <&rpmhpd SC8280XP_MMCX>; =20 assigned-clocks =3D <&dispcc1 DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, - <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss1_dp2_phy 0>, <&mdss1_dp2_phy 1>; + <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>, + <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&mdss1_dp2_phy 0>, + <&mdss1_dp2_phy 1>, + <&mdss1_dp2_phy 1>; operating-points-v2 =3D <&mdss1_dp2_opp_table>; =20 #sound-dai-cells =3D <0>; diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qco= m/sdm845.dtsi index 828b55cb6baf10458feae8f53c04663ef958601e..816987906ca51b8c7eb834d8b85= 0839941eadb6b 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -4656,12 +4656,19 @@ mdss_dp: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; - clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; phy-names =3D "dp"; diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qco= m/sm8150.dtsi index 4b347ee3244100a4db515515b73575383c5a0cb7..e0beb5373cdc8ff92f165d7a971= f8f7dce31bca8 100644 --- a/arch/arm64/boot/dts/qcom/sm8150.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi @@ -3890,16 +3890,20 @@ mdss_dp: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qco= m/sm8250.dtsi index 244339cfbed5c32708c282de18f5655535e2ff45..272b41214ab31edd2c0c695cf29= 4f0959167585a 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -4771,16 +4771,20 @@ mdss_dp: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sm8350.dtsi b/arch/arm64/boot/dts/qco= m/sm8350.dtsi index 9a4207ead6156333b8b6030fb0fbc1d215948041..136f40a3b9767133d6a4fe52753= 530bccced3391 100644 --- a/arch/arm64/boot/dts/qcom/sm8350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8350.dtsi @@ -2876,16 +2876,20 @@ mdss_dp: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qco= m/sm8450.dtsi index 2baef6869ed7c17efb239e86013c15ef6ef5f48f..1b482dc5f574acd5ea938c9953a= 35164e51c6cb3 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -3431,16 +3431,20 @@ mdss_dp0: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qco= m/sm8550.dtsi index 38d139d1dd4a994287c03d064ca01d59a11ac771..2d085680afd1bed2bd2477c21ae= 4b798efe6a066 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -3755,16 +3755,20 @@ mdss_dp0: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index d6794901f06b50e8629afd081cb7d229ea342f84..887b2ea055e8d969ba9ad07e738= dcb6feccc0e61 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -5657,16 +5657,20 @@ mdss_dp0: displayport-controller@af54000 { <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 operating-points-v2 =3D <&dp_opp_table>; diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/q= com/x1e80100.dtsi index f293b13ecc0ce426661187ac793f147d12434fcb..7c5f6c101ac10ce6fbc5eead177= 246ce77c668bf 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -5338,16 +5338,20 @@ mdss_dp0: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_ss0_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 operating-points-v2 =3D <&mdss_dp0_opp_table>; @@ -5421,16 +5425,20 @@ mdss_dp1: displayport-controller@ae98000 { <&dispcc DISP_CC_MDSS_DPTX1_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_ss1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_ss1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_ss1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 operating-points-v2 =3D <&mdss_dp1_opp_table>; @@ -5504,16 +5512,20 @@ mdss_dp2: displayport-controller@ae9a000 { <&dispcc DISP_CC_MDSS_DPTX2_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_ss2_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_ss2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_ss2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 operating-points-v2 =3D <&mdss_dp2_opp_table>; --=20 2.47.2