From nobody Fri Oct 3 18:03:46 2025 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8AFB22E03E4; Thu, 28 Aug 2025 08:09:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.244.123.138 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756368559; cv=none; b=jGbf6eft+ShCnFgT5PB/fcnZZq6Uyz70lyG9AZR4OFM3Uf7gZ3r78L5BwTLjKLUapGVj24IWM5LdBT3kDRksJl0J79ge/IjrdB/9J4tXNZ0x9fO9bf8NH4UxqqQatiqj/1CP//tsBZfPHCgxEjm0kyVOcTjCjpM2MUACAw9v+VU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756368559; c=relaxed/simple; bh=eG0Uh2+qDUks/kbwZozcTCpjEkrT1OM6gzuZl0bqCqA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=VF32tWnGNtBQiC3palMk/EdU+w5hT2Pmkj5xF3JJnvafpBivhR21Cuymrs1m+LFcFLxawC1eBaJRqv/Ig5RxBlB19o9lqc2ET6gz3Is4K7BeGjr2clDfnCFBnRWbcs3lvrS4KrEDl91K//CAiwaaouCdpS+sX6sXwLV/UMFDcwc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=jjNIXMT7; arc=none smtp.client-ip=60.244.123.138 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="jjNIXMT7" X-UUID: 44d5fe5883e611f0bd5779446731db89-20250828 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=utMEZLQpB/iSzCTOgfYvzWLQ6vi7bXRKfstpmmrvNHs=; b=jjNIXMT7Dze293Bjo7zj76yTxMNjLhJnnEHJTF4d7tCaaMICsVIeJ07S7OQECuGOV4l38SKggOq7b81TMgUUhyEaok2crPMOqWUx6xROXjtYPKvVLinMCf4PBduyZPVt7YPQyVwtsP19GfiURtenagZ64VBF2IaapfctxQRNgV4=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.3.3,REQID:bfa70b67-1f62-49f1-8921-557d4afc3252,IP:0,UR L:0,TC:0,Content:-25,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION :release,TS:-25 X-CID-META: VersionHash:f1326cf,CLOUDID:130b9920-786d-4870-a017-e7b4f3839b3f,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:-5,Content:0|15|50,EDM: -3,IP:nil,URL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0, AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 2,SSN|SDN X-CID-BAS: 2,SSN|SDN,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E X-UUID: 44d5fe5883e611f0bd5779446731db89-20250828 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 733620803; Thu, 28 Aug 2025 16:09:06 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by MTKMBS14N1.mediatek.inc (172.21.101.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.39; Thu, 28 Aug 2025 16:09:05 +0800 Received: from mtksitap99.mediatek.inc (10.233.130.16) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.39 via Frontend Transport; Thu, 28 Aug 2025 16:09:06 +0800 From: Paul Chen To: , , , , CC: , , , , , , , , , , , , , , , , Subject: [PATCH v4 19/19] drm/mediatek: Add support for MT8196 multiple mmsys Date: Thu, 28 Aug 2025 16:07:14 +0800 Message-ID: <20250828080855.3502514-20-paul-pl.chen@mediatek.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20250828080855.3502514-1-paul-pl.chen@mediatek.com> References: <20250828080855.3502514-1-paul-pl.chen@mediatek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Nancy Lin Add code to support MT8196 SOC Multi MMSYS Driver Signed-off-by: Nancy Lin Signed-off-by: Paul-pl Chen --- drivers/gpu/drm/mediatek/mtk_drm_drv.c | 119 ++++++++++++++++++++++++- 1 file changed, 115 insertions(+), 4 deletions(-) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_drv.c b/drivers/gpu/drm/media= tek/mtk_drm_drv.c index 13fceb0389cb..1cd37052e47c 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_drv.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_drv.c @@ -192,6 +192,10 @@ static const struct mtk_drm_route mt8188_mtk_ddp_main_= routes[] =3D { {0, DDP_COMPONENT_DSI0}, }; =20 +static const struct mtk_drm_route mt8196_mtk_ddp_routes[] =3D { + {2, DDP_COMPONENT_DSI0}, +}; + static const unsigned int mt8192_mtk_ddp_main[] =3D { DDP_COMPONENT_OVL0, DDP_COMPONENT_OVL_2L0, @@ -230,6 +234,50 @@ static const unsigned int mt8195_mtk_ddp_ext[] =3D { DDP_COMPONENT_DP_INTF1, }; =20 +static const unsigned int mt8196_mtk_ddp_ovl0_main[] =3D { + DDP_COMPONENT_DRM_OVLSYS_ADAPTOR0, + DDP_COMPONENT_OVL0_DLO_ASYNC5, +}; + +static const unsigned int mt8196_mtk_ddp_disp0_main[] =3D { + DDP_COMPONENT_DLI_ASYNC0, + DDP_COMPONENT_DLO_ASYNC1, +}; + +static const unsigned int mt8196_mtk_ddp_disp1_main[] =3D { + DDP_COMPONENT_DLI_ASYNC21, + DDP_COMPONENT_DVO0, +}; + +static const unsigned int mt8196_mtk_ddp_ovl0_ext[] =3D { + DDP_COMPONENT_DRM_OVLSYS_ADAPTOR1, + DDP_COMPONENT_OVL0_DLO_ASYNC6, +}; + +static const unsigned int mt8196_mtk_ddp_disp0_ext[] =3D { + DDP_COMPONENT_DLI_ASYNC1, + DDP_COMPONENT_DLO_ASYNC2, +}; + +static const unsigned int mt8196_mtk_ddp_disp1_ext[] =3D { + DDP_COMPONENT_DLI_ASYNC22, + DDP_COMPONENT_DP_INTF0, +}; + +static const unsigned int mt8196_mtk_ddp_ovl1_third[] =3D { + DDP_COMPONENT_DRM_OVLSYS_ADAPTOR2, + DDP_COMPONENT_OVL1_DLO_ASYNC5, +}; + +static const unsigned int mt8196_mtk_ddp_disp0_third[] =3D { + DDP_COMPONENT_DLI_ASYNC8, + DDP_COMPONENT_DLO_ASYNC3, +}; + +static const unsigned int mt8196_mtk_ddp_disp1_third[] =3D { + DDP_COMPONENT_DLI_ASYNC23, +}; + static const struct mtk_mmsys_driver_data mt2701_mmsys_driver_data =3D { .main_path =3D mt2701_mtk_ddp_main, .main_len =3D ARRAY_SIZE(mt2701_mtk_ddp_main), @@ -326,8 +374,65 @@ static const struct mtk_mmsys_driver_data mt8195_vdosy= s1_driver_data =3D { .min_height =3D 1, }; =20 -static const struct mtk_mmsys_driver_data mt8365_mmsys_driver_data =3D { - .mmsys_dev_num =3D 1, +static const struct mtk_mmsys_driver_data mt8196_dispsys0_driver_data =3D { + .main_path =3D mt8196_mtk_ddp_disp0_main, + .main_len =3D ARRAY_SIZE(mt8196_mtk_ddp_disp0_main), + .main_order =3D 1, + .ext_path =3D mt8196_mtk_ddp_disp0_ext, + .ext_len =3D ARRAY_SIZE(mt8196_mtk_ddp_disp0_ext), + .ext_order =3D 1, + .third_path =3D mt8196_mtk_ddp_disp0_third, + .third_len =3D ARRAY_SIZE(mt8196_mtk_ddp_disp0_third), + .third_order =3D 1, + .mmsys_id =3D DISPSYS0, + .mmsys_dev_num =3D 4, + .max_width =3D 8191, + .min_width =3D 2, /* 2-pixel align when ethdr is bypassed */ + .min_height =3D 1, +}; + +static const struct mtk_mmsys_driver_data mt8196_dispsys1_driver_data =3D { + .main_path =3D mt8196_mtk_ddp_disp1_main, + .main_len =3D ARRAY_SIZE(mt8196_mtk_ddp_disp1_main), + .main_order =3D 2, + .ext_path =3D mt8196_mtk_ddp_disp1_ext, + .ext_len =3D ARRAY_SIZE(mt8196_mtk_ddp_disp1_ext), + .ext_order =3D 2, + .third_path =3D mt8196_mtk_ddp_disp1_third, + .third_len =3D ARRAY_SIZE(mt8196_mtk_ddp_disp1_third), + .conn_routes =3D mt8196_mtk_ddp_routes, + .num_conn_routes =3D ARRAY_SIZE(mt8196_mtk_ddp_routes), + .third_order =3D 2, + .mmsys_id =3D DISPSYS1, + .mmsys_dev_num =3D 4, + .max_width =3D 8191, + .min_width =3D 2, /* 2-pixel align when ethdr is bypassed */ + .min_height =3D 1, +}; + +static const struct mtk_mmsys_driver_data mt8196_ovlsys0_driver_data =3D { + .main_path =3D mt8196_mtk_ddp_ovl0_main, + .main_len =3D ARRAY_SIZE(mt8196_mtk_ddp_ovl0_main), + .main_order =3D 0, + .ext_path =3D mt8196_mtk_ddp_ovl0_ext, + .ext_len =3D ARRAY_SIZE(mt8196_mtk_ddp_ovl0_ext), + .ext_order =3D 0, + .mmsys_id =3D OVLSYS0, + .mmsys_dev_num =3D 4, + .max_width =3D 8191, + .min_width =3D 2, /* 2-pixel align when ethdr is bypassed */ + .min_height =3D 1, +}; + +static const struct mtk_mmsys_driver_data mt8196_ovlsys1_driver_data =3D { + .third_path =3D mt8196_mtk_ddp_ovl1_third, + .third_len =3D ARRAY_SIZE(mt8196_mtk_ddp_ovl1_third), + .third_order =3D 0, + .mmsys_id =3D OVLSYS1, + .mmsys_dev_num =3D 4, + .max_width =3D 8191, + .min_width =3D 2, /* 2-pixel align when ethdr is bypassed */ + .min_height =3D 1, }; =20 static const struct of_device_id mtk_drm_of_ids[] =3D { @@ -357,8 +462,14 @@ static const struct of_device_id mtk_drm_of_ids[] =3D { .data =3D &mt8195_vdosys0_driver_data}, { .compatible =3D "mediatek,mt8195-vdosys1", .data =3D &mt8195_vdosys1_driver_data}, - { .compatible =3D "mediatek,mt8365-mmsys", - .data =3D &mt8365_mmsys_driver_data}, + { .compatible =3D "mediatek,mt8196-dispsys0", + .data =3D &mt8196_dispsys0_driver_data}, + { .compatible =3D "mediatek,mt8196-dispsys1", + .data =3D &mt8196_dispsys1_driver_data}, + { .compatible =3D "mediatek,mt8196-ovlsys0", + .data =3D &mt8196_ovlsys0_driver_data}, + { .compatible =3D "mediatek,mt8196-ovlsys1", + .data =3D &mt8196_ovlsys1_driver_data}, { } }; MODULE_DEVICE_TABLE(of, mtk_drm_of_ids); --=20 2.45.2