From nobody Wed Dec 17 18:14:55 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8B4AD29AAE3 for ; Wed, 27 Aug 2025 04:20:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756268456; cv=none; b=tmlprbtjh/qoEGAyTjc47+4QbMMFTyvN3LWj7wYjuyhz1MvjCYg5tDzHO6Lt8wRwV+1imnEehCp4OqSckZVuKnCIuUYh6IrZqTutNrl52PBHiiDAPSlAEdXxYE7fApexBSJUmJ9c1XIC6pFF9nP8YpMgRakGOLIv8yQdPprTW1Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756268456; c=relaxed/simple; bh=2H3pty48o/VWNYdAx0EAhpd4AWGjCw1PLz46zbPOLUA=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=W2cm10SVPeLMzbIxF4E2WnWMcShjMKS9w4WPWxzbGMRDltEggEHH6q1Ov20kegwQ4UNokxqnp5NabVWCLNOzWIaJQ4hDwZbWeQuBSfHfY50hCe9bqZ08XZvs1WcGh96cyHZne28Y4DnnG67KPk49db9jFhkyma1vXXl3XPzHNyM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=euMJ2t7s; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="euMJ2t7s" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57QJrPf9029602 for ; Wed, 27 Aug 2025 04:20:53 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=s5viB26d9og A7bSXQQ+AjGcC0mWZNZTo//V2CNZ/xps=; b=euMJ2t7sHGm6rq00oGtYpiYKFRU WumgUA7ncKXcFRzxao2wHgrH6d1Ed/28HV/tDgV+DSlK3BJK+6QVNCiWG4mz0fdv OIusO8OzS/O/1KPXKaBbByX9KcIJPMvh0H0QoP6RO3xDqhH7arFW7+RvqqshbX70 t3/Yk2hCfGAAxnCG91AD3JrM80wX1IDVarsGxr+cOeB/RxvMsgi3bW1CJZnwOXRg ow+i3sjNtmsj63h0SlS0s7uOa8SY4Ne9CJHyPdw+alNP0rFxzyQu6fq7thP2q+4l DBoDgTtfVsSZintDw7o7+24cd8AC8sYjgU/k1Jzi/CWFIgBgcL2KEmGeY1g== Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q5unu876-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 27 Aug 2025 04:20:53 +0000 (GMT) Received: by mail-pf1-f199.google.com with SMTP id d2e1a72fcca58-7720c7cc099so27231b3a.3 for ; Tue, 26 Aug 2025 21:20:53 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756268452; x=1756873252; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=s5viB26d9ogA7bSXQQ+AjGcC0mWZNZTo//V2CNZ/xps=; b=Aiw3T0SaLIY8sjaLR0y/ZQmjPLRnjIUidmSQY2lYMD9bsMflpVSh8jsJ4ZnyJAa+lW l6uY1jsNyDP6U1rStsFJV8Wj6VGlHg7Kf6CcxE4+6noH3njF0y//bXk4pn9qjiDDbbfk 5EjhsfRRubcItg2i0NaDY2eRjTlmeikkQyLUPYAjGN4k9i7g0/Km9y0z6/wlyZ6Y5+ut f0XW+iQMVkEa7J3cZjAkYgtc1ZyzdmFmFu/Nq1Y/vcwkow1keN7Y+GpMT2BdOqaRUcHz 84vKIz5lEC5CoQQbSdjReeINKvUOb370AIJbnSXzc95k0ztqvU34OibkA2tI5HtNNDap 21tw== X-Forwarded-Encrypted: i=1; AJvYcCWKGPbOfIOhGwL3zHGXB5E6HaaBG9qpWdcWKW9QfDNacxCNrhfIkfo/3ZjgplHTQvEm41trytYXrJXt9SM=@vger.kernel.org X-Gm-Message-State: AOJu0YzCpl2PM0fQSB1OaAKwohgwWUiBpyRG2qDo0/Cfdp44KcszjK6i Qc2oq+jV5OS/aa016IoK/sUz8Z1rlUiYERTzFtXyu0TJjGeUbvIMHgwRvKQR0hZU+84nMAcoM13 ys1rp3SI416rXj5qVojRCG8Ba/owr4v8SonfM8EPFcrp9EjBBnJU5GAMNh6qWoWdw+U4= X-Gm-Gg: ASbGnct1Cs/iusRoz8BfyKwvBkMPVntPQqCysAMhhvlHNL+BUWVdRaIjW+YoeCLtfE9 rPPVXPNhzf2+oVnemlHSLnvA0P4kewL4h8ceGwpa7Rsw3Dz9Q0MAbDfXq9SfEPn8YYhEEp+6GL7 Q3aRJdE+QlSQbGiYSQ8Jg5LGSTDgzKcMmeQaan0OwN4E7dYduekWJQFAW2Qmrh85VesaRpWoSk1 mVqN1ioPwJWIQIyNyVLREU2M+0AlZEkyNtiE/871+YONz1/9nAyyx8vwWXJNqOoOm7R7ZaQkaMq eyi6PuGtU7WQiCaipB8VYw4Z63F4FJQD8y9GxIh5b/CTtNgrXmtP4Jt6E4nrwhuotw7OYWKSjYk A869uP9D3LissWKor9ggP X-Received: by 2002:a05:6a00:3a07:b0:76e:8cf4:7bc4 with SMTP id d2e1a72fcca58-7702fc0a0c1mr20314498b3a.26.1756268452083; Tue, 26 Aug 2025 21:20:52 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHWdD4SzItB5SoQXCaoV9DamJae3Xr2kC0zbdTuIzRmptB4vtCRfGd9dS3ojRxh9VDY4bzDoA== X-Received: by 2002:a05:6a00:3a07:b0:76e:8cf4:7bc4 with SMTP id d2e1a72fcca58-7702fc0a0c1mr20314434b3a.26.1756268450914; Tue, 26 Aug 2025 21:20:50 -0700 (PDT) Received: from jiegan.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-771f4072ac4sm4323076b3a.34.2025.08.26.21.20.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 26 Aug 2025 21:20:50 -0700 (PDT) From: Jie Gan To: Suzuki K Poulose , Mike Leach , James Clark , Alexander Shishkin , Tingwei Zhang Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH v2 1/3] coresight: tpda: add sysfs nodes for tpda cross-trigger configuration Date: Wed, 27 Aug 2025 12:20:40 +0800 Message-Id: <20250827042042.6786-2-jie.gan@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250827042042.6786-1-jie.gan@oss.qualcomm.com> References: <20250827042042.6786-1-jie.gan@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: a_mXvRLWlSu6IvyFKeXJkW42Xqotu2gN X-Proofpoint-ORIG-GUID: a_mXvRLWlSu6IvyFKeXJkW42Xqotu2gN X-Authority-Analysis: v=2.4 cv=JJo7s9Kb c=1 sm=1 tr=0 ts=68ae87a5 cx=c_pps a=WW5sKcV1LcKqjgzy2JUPuA==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=Hl4cRc3ft4hpfJdQRooA:9 a=OpyuDcXvxspvyRM73sMx:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDAzMSBTYWx0ZWRfXwDfvDrFUCgC4 u21yT6JIU7OiFxdG+rfXBamFtyICoBv8/lYv362+N15SmMJAHNNzJZTd3UHGUDp2HZPcn5JUJOu Psl4UJrvTwAtJiB2OfiNV2aYDRuJ7guGXxWDffpX4RZKZC7xpOiVoUbxjlxfjdniXIPo/fwvlZn CgcoSdGOYwdh96HMEi2jjdzdb1WeDmdLje3BT2waoZW1XHtv4MV5a+QOdruTKpXPdjo9phcSGGM o8p64xjTZDH2EJC66jU5MhxsIyQpX/37j7qWNOJ4M2fmWrJizptstyK3A2JlbiVLTk5PjhUYWXG HLzKkNs9WbHlkK2xsLnSdPlf5tnXgUGMb2EgDZyqe64NOPXt/jyeJtzRioPy0Aq95WWZ4no2xIz fQJ23VWL X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-26_02,2025-08-26_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 adultscore=0 bulkscore=0 spamscore=0 impostorscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230031 Content-Type: text/plain; charset="utf-8" From: Tao Zhang Introduce sysfs nodes to configure cross-trigger parameters for TPDA. These registers define the characteristics of cross-trigger packets, including generation frequency and flag values. Signed-off-by: Tao Zhang Co-developed-by: Jie Gan Signed-off-by: Jie Gan --- .../testing/sysfs-bus-coresight-devices-tpda | 43 ++++ drivers/hwtracing/coresight/coresight-tpda.c | 227 ++++++++++++++++++ drivers/hwtracing/coresight/coresight-tpda.h | 27 ++- 3 files changed, 296 insertions(+), 1 deletion(-) create mode 100644 Documentation/ABI/testing/sysfs-bus-coresight-devices-t= pda diff --git a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda b/D= ocumentation/ABI/testing/sysfs-bus-coresight-devices-tpda new file mode 100644 index 000000000000..fb651aebeb31 --- /dev/null +++ b/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda @@ -0,0 +1,43 @@ +What: /sys/bus/coresight/devices//trig_async_enable +Date: August 2025 +KernelVersion: 6.17 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger synchronization sequence interface. + +What: /sys/bus/coresight/devices//trig_flag_ts_enable +Date: August 2025 +KernelVersion: 6.17 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger FLAG packet request interface. + +What: /sys/bus/coresight/devices//trig_freq_enable +Date: August 2025 +KernelVersion: 6.17 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger FREQ packet request interface. + +What: /sys/bus/coresight/devices//freq_ts_enable +Date: August 2025 +KernelVersion: 6.17 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable the timestamp for all FREQ packets. + +What: /sys/bus/coresight/devices//global_flush_req +Date: August 2025 +KernelVersion: 6.17 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Set global (all ports) flush request bit. The bit remains set until= a + global flush request sequence completes. + +What: /sys/bus/coresight/devices//cmbchan_mode +Date: August 2025 +KernelVersion: 6.17 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Configure the CMB/MCMB channel mode for all enabled ports. + Value 0 means raw channel mapping mode. Value 1 means channel pair marki= ng mode. diff --git a/drivers/hwtracing/coresight/coresight-tpda.c b/drivers/hwtraci= ng/coresight/coresight-tpda.c index 4e93fa5bace4..647ab49a98d7 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.c +++ b/drivers/hwtracing/coresight/coresight-tpda.c @@ -156,9 +156,37 @@ static void tpda_enable_pre_port(struct tpda_drvdata *= drvdata) u32 val; =20 val =3D readl_relaxed(drvdata->base + TPDA_CR); + val &=3D ~TPDA_CR_MID; val &=3D ~TPDA_CR_ATID; val |=3D FIELD_PREP(TPDA_CR_ATID, drvdata->atid); + if (drvdata->trig_async) + val |=3D TPDA_CR_SRIE; + else + val &=3D ~TPDA_CR_SRIE; + if (drvdata->trig_flag_ts) + val |=3D TPDA_CR_FLRIE; + else + val &=3D ~TPDA_CR_FLRIE; + if (drvdata->trig_freq) + val |=3D TPDA_CR_FRIE; + else + val &=3D ~TPDA_CR_FRIE; + if (drvdata->freq_ts) + val |=3D TPDA_CR_FREQTS; + else + val &=3D ~TPDA_CR_FREQTS; + if (drvdata->cmbchan_mode) + val |=3D TPDA_CR_CMBCHANMODE; + else + val &=3D ~TPDA_CR_CMBCHANMODE; writel_relaxed(val, drvdata->base + TPDA_CR); + + /* + * If FLRIE bit is set, set the master and channel + * id as zero + */ + if (drvdata->trig_flag_ts) + writel_relaxed(0x0, drvdata->base + TPDA_FPID_CR); } =20 static int tpda_enable_port(struct tpda_drvdata *drvdata, int port) @@ -274,6 +302,203 @@ static const struct coresight_ops tpda_cs_ops =3D { .link_ops =3D &tpda_link_ops, }; =20 +static ssize_t trig_async_enable_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_async); +} + +static ssize_t trig_async_enable_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + drvdata->trig_async =3D !!val; + + return size; +} +static DEVICE_ATTR_RW(trig_async_enable); + +static ssize_t trig_flag_ts_enable_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_flag_ts); +} + +static ssize_t trig_flag_ts_enable_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + drvdata->trig_flag_ts =3D !!val; + + return size; +} +static DEVICE_ATTR_RW(trig_flag_ts_enable); + +static ssize_t trig_freq_enable_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_freq); +} + +static ssize_t trig_freq_enable_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + drvdata->trig_freq =3D !!val; + + return size; +} +static DEVICE_ATTR_RW(trig_freq_enable); + +static ssize_t freq_ts_enable_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->freq_ts); +} + +static ssize_t freq_ts_enable_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + drvdata->freq_ts =3D !!val; + + return size; +} +static DEVICE_ATTR_RW(freq_ts_enable); + +static ssize_t global_flush_req_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (!drvdata->csdev->refcnt) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + CS_UNLOCK(drvdata->base); + val =3D readl_relaxed(drvdata->base + TPDA_CR); + CS_LOCK(drvdata->base); + + return sysfs_emit(buf, "%lx\n", val); +} + +static ssize_t global_flush_req_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + if (!drvdata->csdev->refcnt || !val) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + CS_UNLOCK(drvdata->base); + val =3D readl_relaxed(drvdata->base + TPDA_CR); + val |=3D BIT(0); + writel_relaxed(val, drvdata->base + TPDA_CR); + CS_LOCK(drvdata->base); + + return size; +} +static DEVICE_ATTR_RW(global_flush_req); + +static ssize_t cmbchan_mode_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->cmbchan_mode); +} + +static ssize_t cmbchan_mode_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + drvdata->cmbchan_mode =3D !!val; + + return size; +} +static DEVICE_ATTR_RW(cmbchan_mode); + +static struct attribute *tpda_attrs[] =3D { + &dev_attr_trig_async_enable.attr, + &dev_attr_trig_flag_ts_enable.attr, + &dev_attr_trig_freq_enable.attr, + &dev_attr_freq_ts_enable.attr, + &dev_attr_global_flush_req.attr, + &dev_attr_cmbchan_mode.attr, + NULL, +}; + +static struct attribute_group tpda_attr_grp =3D { + .attrs =3D tpda_attrs, +}; + +static const struct attribute_group *tpda_attr_grps[] =3D { + &tpda_attr_grp, + NULL, +}; + static int tpda_init_default_data(struct tpda_drvdata *drvdata) { int atid; @@ -289,6 +514,7 @@ static int tpda_init_default_data(struct tpda_drvdata *= drvdata) return atid; =20 drvdata->atid =3D atid; + drvdata->freq_ts =3D true; return 0; } =20 @@ -332,6 +558,7 @@ static int tpda_probe(struct amba_device *adev, const s= truct amba_id *id) desc.ops =3D &tpda_cs_ops; desc.pdata =3D adev->dev.platform_data; desc.dev =3D &adev->dev; + desc.groups =3D tpda_attr_grps; desc.access =3D CSDEV_ACCESS_IOMEM(base); drvdata->csdev =3D coresight_register(&desc); if (IS_ERR(drvdata->csdev)) diff --git a/drivers/hwtracing/coresight/coresight-tpda.h b/drivers/hwtraci= ng/coresight/coresight-tpda.h index c6af3d2da3ef..0be625fb52fd 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.h +++ b/drivers/hwtracing/coresight/coresight-tpda.h @@ -1,6 +1,6 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* - * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved. + * Copyright (c) 2023,2025 Qualcomm Innovation Center, Inc. All rights res= erved. */ =20 #ifndef _CORESIGHT_CORESIGHT_TPDA_H @@ -8,6 +8,19 @@ =20 #define TPDA_CR (0x000) #define TPDA_Pn_CR(n) (0x004 + (n * 4)) +#define TPDA_FPID_CR (0x084) + +/* Cross trigger FREQ packets timestamp bit */ +#define TPDA_CR_FREQTS BIT(2) +/* Cross trigger FREQ packet request bit */ +#define TPDA_CR_FRIE BIT(3) +/* Cross trigger FLAG packet request interface bit */ +#define TPDA_CR_FLRIE BIT(4) +/* Cross trigger synchronization bit */ +#define TPDA_CR_SRIE BIT(5) +/* Packetize CMB/MCMB traffic bit */ +#define TPDA_CR_CMBCHANMODE BIT(20) + /* Aggregator port enable bit */ #define TPDA_Pn_CR_ENA BIT(0) /* Aggregator port CMB data set element size bit */ @@ -19,6 +32,8 @@ =20 /* Bits 6 ~ 12 is for atid value */ #define TPDA_CR_ATID GENMASK(12, 6) +/* Bits 13 ~ 19 is for mid value */ +#define TPDA_CR_MID GENMASK(19, 13) =20 /** * struct tpda_drvdata - specifics associated to an TPDA component @@ -29,6 +44,11 @@ * @enable: enable status of the component. * @dsb_esize Record the DSB element size. * @cmb_esize Record the CMB element size. + * @trig_async: Enable/disable cross trigger synchronization sequence inte= rface. + * @trig_flag_ts: Enable/disable cross trigger FLAG packet request interfa= ce. + * @trig_freq: Enable/disable cross trigger FREQ packet request interface. + * @freq_ts: Enable/disable the timestamp for all FREQ packets. + * @cmbchan_mode: Configure the CMB/MCMB channel mode. */ struct tpda_drvdata { void __iomem *base; @@ -38,6 +58,11 @@ struct tpda_drvdata { u8 atid; u32 dsb_esize; u32 cmb_esize; + bool trig_async; + bool trig_flag_ts; + bool trig_freq; + bool freq_ts; + bool cmbchan_mode; }; =20 #endif /* _CORESIGHT_CORESIGHT_TPDA_H */ --=20 2.34.1