From nobody Fri Oct 3 20:25:48 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C60F72D6E4A; Tue, 26 Aug 2025 09:12:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756199546; cv=none; b=N6kQclntzT9W0gCXPpGDdP+PgWTgihSeNhmLfhSw7DaLrrtu1gDHqse8+AXPSvjM28dq1A38Ky8u4fnAOCQ1Dj9JFOEwouebz3b7kdtHqE2v/A1ZlnUFQlUq33ZfgRz9fz3gRZl45UPhBxTCa9cqiN+umpRVTP+n/kIC1l2U+K0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756199546; c=relaxed/simple; bh=r/9U3pY84yYcMwXx0SLcNkj2DatVVQ1pfMKXzczD1to=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FmcvXdhUTBrNROZ3BEeX8Zu+iP8aGob6YYVqBe4XAwGMIttolD8z3SxwpIrtnquTP/9gchKWNiV5+nQuGaIiLOGLCzEofZfn642xUdHNTHW/WJ84iN6y40To9BdrJlMBB72Kfao66715ebkbPit46cUqbskvEAfxGaTalXyWjkQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=MGnoCt4f; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="MGnoCt4f" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57Q5U2GG021029; Tue, 26 Aug 2025 09:12:14 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=6bH6C7j04tm asdMjlt7OBSo7qa3kReQdwfYrBELSdvw=; b=MGnoCt4fnjE4Ioed6PTpp6KXjk4 eyNL6xPqZwmn7fxgpxNZ0abWLH0F/BaJYNpomDBnqVSpVbx4hj67d2YZzU0YLqO2 c2GH9OI+etUo6JWMfESpb96i84XKbXSfxgBUuOlOukwnwXdjqGNdTcpvWAHbN47y COFdnGt7k7Jtc7EiRvdPcodTHV5yUWKA1eteF2rqDemcFMqMjlQboQI83/WQpkgz +JNbM9lpWuheta1gGuphXAFAG5SPzwbP6VvLBXIkZDfb09uyj8MyNb91IMD9ru/S bLAWdYSURu/lK8B46T62wtg7cBBHaKwxaDROTI48jkrwFFkzJ2AFEmzBZJg== Received: from aptaippmta01.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com [103.229.16.4]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q6x888cv-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 26 Aug 2025 09:12:14 +0000 (GMT) Received: from pps.filterd (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 57Q9CBwR003405; Tue, 26 Aug 2025 09:12:11 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 48q6qksr63-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 26 Aug 2025 09:12:11 +0000 Received: from APTAIPPMTA01.qualcomm.com (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 57Q9CBvr003392; Tue, 26 Aug 2025 09:12:11 GMT Received: from ziyuzhan-gv.ap.qualcomm.com (ziyuzhan-gv.qualcomm.com [10.64.66.102]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 57Q9CAwg003388 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 26 Aug 2025 09:12:11 +0000 Received: by ziyuzhan-gv.ap.qualcomm.com (Postfix, from userid 4438065) id 8F1D6524; Tue, 26 Aug 2025 17:12:09 +0800 (CST) From: Ziyue Zhang To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, jingoohan1@gmail.com, mani@kernel.org, lpieralisi@kernel.org, kwilczynski@kernel.org, bhelgaas@google.com, johan+linaro@kernel.org, vkoul@kernel.org, kishon@kernel.org, neil.armstrong@linaro.org, abel.vesa@linaro.org, kw@linux.com Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-phy@lists.infradead.org, qiang.yu@oss.qualcomm.com, quic_krichai@quicinc.com, quic_vbadigan@quicinc.com, Ziyue Zhang , Manivannan Sadhasivam , Konrad Dybcio Subject: [PATCH v11 3/5] arm64: dts: qcom: qcs8300-ride: enable pcie0 interface Date: Tue, 26 Aug 2025 17:12:03 +0800 Message-ID: <20250826091205.3625138-4-ziyue.zhang@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250826091205.3625138-1-ziyue.zhang@oss.qualcomm.com> References: <20250826091205.3625138-1-ziyue.zhang@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: su8-biGgSsVuJCRO_KCkHz3tTEQxOzcb X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDA0NCBTYWx0ZWRfX3uR2dG1WUU/A qbER99PMONnvaBDouTBYMim5yEUtFfcy9UeFeOBoscVkCxzQnYXLdlTevpM309gTOQppoCaEfEs II6XnDxHDk5sN+PDPlE6WbgnaDKQTI7mVzyve60DQaTeiY+e1Z39D0I4kGN6IXu2d8TKWFKTwhN zJLFZXwVQSRZQRnxZqmnbRrdG+YdmMvT4oZeBUdtDeV0aE+fs+8Mwlx0nf+kOuOQUVpDJDpOogb hcC6PCifUuXlkPcJ44frgdK7zoIAwCgs5BVhjKWa1a2BBAHfySRrxDyU9m3JdwVcFplKyJ10ziP pDz4+Hc3dObDbNQpyZtyiLCWhTcx+yLZCAs0Ot+ddFyi7cOY0Req2iPuMp8cDMDRtmY2y/e5OTU XLbTRlNI X-Proofpoint-GUID: su8-biGgSsVuJCRO_KCkHz3tTEQxOzcb X-Authority-Analysis: v=2.4 cv=Ep/SrTcA c=1 sm=1 tr=0 ts=68ad7a6e cx=c_pps a=nuhDOHQX5FNHPW3J6Bj6AA==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=2OwXVqhp2XgA:10 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=w85BKG6iza2igC2YtlQA:9 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-26_02,2025-08-26_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 spamscore=0 adultscore=0 bulkscore=0 suspectscore=0 phishscore=0 priorityscore=1501 malwarescore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230044 Content-Type: text/plain; charset="utf-8" Add configurations in devicetree for PCIe0, board related gpios, PMIC regulators, etc for qcs8300-ride board. Reviewed-by: Manivannan Sadhasivam Reviewed-by: Konrad Dybcio Signed-off-by: Ziyue Zhang --- arch/arm64/boot/dts/qcom/qcs8300-ride.dts | 42 +++++++++++++++++++++++ 1 file changed, 42 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs8300-ride.dts b/arch/arm64/boot/dt= s/qcom/qcs8300-ride.dts index 9c37a0f5ba25..9d2653007866 100644 --- a/arch/arm64/boot/dts/qcom/qcs8300-ride.dts +++ b/arch/arm64/boot/dts/qcom/qcs8300-ride.dts @@ -309,6 +309,25 @@ &iris { status =3D "okay"; }; =20 +&pcie0 { + pinctrl-0 =3D <&pcie0_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcieport0 { + reset-gpios =3D <&tlmm 2 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 0 GPIO_ACTIVE_HIGH>; +}; + +&pcie0_phy { + vdda-phy-supply =3D <&vreg_l6a>; + vdda-pll-supply =3D <&vreg_l5a>; + + status =3D "okay"; +}; + &qupv3_id_0 { status =3D "okay"; }; @@ -369,6 +388,29 @@ ethernet0_mdio: ethernet0-mdio-pins { bias-pull-up; }; }; + + pcie0_default_state: pcie0-default-state { + wake-pins { + pins =3D "gpio0"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + + clkreq-pins { + pins =3D "gpio1"; + function =3D "pcie0_clkreq"; + drive-strength =3D <2>; + bias-pull-up; + }; + + perst-pins { + pins =3D "gpio2"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; }; =20 &uart7 { --=20 2.43.0