From nobody Fri Oct 3 19:07:15 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DFAA03728A6 for ; Tue, 26 Aug 2025 18:21:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756232516; cv=none; b=tQnnsP3g6SueGXvSiLemvjsfbQ0gEG08ZPK+Tjxl3DH2RpFkQGSKvwG0bIQ6KOOH+Zm0X5kVsj5oB6oLmxF/h6BrIGKGRy2preM/qlBormCVQ0wf7iZ3jh1ll9RAl3ZG9fNnxq/hy6FzofNjVJoSsbVA6VV8/UQww0IdIK172Ns= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756232516; c=relaxed/simple; bh=611L3O+47ctGIN5esrQ9A5H4Oub7w7q3hEDu5ciaR7M=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=om25l+MkO4R23Mcz7+tWuTnhQU1Jo6OnOHvKRRXJvvMzoDBmioD1yI61H4waDnccy/QrY/CYWoSjkNRix8YGkvmA1zQtkH4pIm3ilatLIOJvnEMf6VT8vf6oI1cxzb8HXn1+ArhRP0/VhWhGPocyvSSstfNSAMJ5R56NkVg634w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Ef7EOomc; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Ef7EOomc" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57QFj4OW029774 for ; Tue, 26 Aug 2025 18:21:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= uHo1gjefBDo7Rz4UcCwYzZ4ege4oDD7nzc30CiMEuYw=; b=Ef7EOomclIE0NqMt u2pygFc2Tnw1cYmgZdOprkOU+vhXdWC+ovShZFd8GHsw0K6Ag3v1HVAGEi3GvkB1 E+PVgfXslUljEFoRsob1Vx2jmYw9/zj3pxwevIJniqO1uDE4yOHJRI/xYBzHlH7W /EBXbM7rJRja34lc1PwIPF2PXlqK50lWdLfTxBejuHFvCisA84ekzAdNIDZMwLY8 o+PRIh7NK10gKVKV47kauwLpyroXDOzXPkWUWvsuMU2K8PQqM0U/8vZ+/t8GHrYz UY5+kXE6+WJXCcyb63SYzJTumyviYibu1UoGgpjfhE3A28gJ2L62Uh+YJK39u+fB afuT9A== Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q5we1t9u-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Tue, 26 Aug 2025 18:21:49 +0000 (GMT) Received: by mail-pf1-f198.google.com with SMTP id d2e1a72fcca58-771f28ed113so1584099b3a.0 for ; Tue, 26 Aug 2025 11:21:49 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756232509; x=1756837309; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=uHo1gjefBDo7Rz4UcCwYzZ4ege4oDD7nzc30CiMEuYw=; b=XpMj0Ql+gD7he6pA6HHXAK6jkQ3Uzi2Pl31/jkoM8OYOIrKx+/PuXTMfx+WdFlSUqu 63vOaHKLI5NDzQp/LKQcS62hWcKbw90o6KL8fdKKm4BRSyKtJo4/4YdbOgK+LZKbK7T0 ku6Yfwwi6UAnzcR5lr2jqTJbZ9LmLvEtzQlj7PiZv1rNpRKQYgOLmD3AO8kXpQ3tUsLH 1bR9jrasMscC5zDoB4VYRR291/r361BVGEswguoSk/NHDQ/pV999gjeyNlpjBlHAnMh7 Sgt+foqVIDRTMVWDiwKtcWBz3NcF6waL4ej5HbOgwlML95WbqgWfzZDpho6G6GgvpHxd h63A== X-Forwarded-Encrypted: i=1; AJvYcCVNbITN1ZVay7vw3w4OrETyEGyL4qT+IdJRdt6I7LA5DM+WQMlid6YDrgyhgaJi7Sc1zvkhAc5sLzNkpAg=@vger.kernel.org X-Gm-Message-State: AOJu0YwMFk7dEpE9JXnycNm8LaCSkCuhXiWy6I+MTwC/Vafpwhf4PjCJ 5+1l2LsLyXyKpxvmWIsgMJAgfzJdqje8Gn+fQ+ZuyTzk1bmjjtPBItsRvac307Pd+c8y5kLAgTp by7YVEiwdJl9XmvDq4KSH8BlF1nYOFc8tYOq6sHAlOCVwspqBD+7YAK2/QqugYDc5Bxg= X-Gm-Gg: ASbGncskZBPzaQwd/nMOZ+bnTwNfF2W0LaB2DFBE0INsNUf1L5dOUw9a+0gTBfiXRmF aa4Ee9iURwcv1qR95puduMUyCw7dG0+vJkejFl+JrM4ufE1Ul1pnn82isrBUFaaLI1Sg6KtiKoI eOFZ5xXC3IWLLC282RBC+/SLo/Z3sEYEDy8nT+8gdfk0YZK1ipIu41TNGJgS9dV8gk4VdlG3ZSU tQY8DAGKNTQVXHh/qIbRj1LwghNfbkdmdq2+pG2ggOnA9YPYz4ekEBCqLNVhP/WJ3jByW4rYW4U qPudl4o5zkbh8ket0i9+/a4pdRIGxZCJR3pGe3eFI7iT2kZtryS0hLbse8YFqAqkKS4s X-Received: by 2002:a05:6a20:a10c:b0:23d:54cb:2df6 with SMTP id adf61e73a8af0-24340ad1f86mr25124335637.3.1756232508569; Tue, 26 Aug 2025 11:21:48 -0700 (PDT) X-Google-Smtp-Source: AGHT+IG7ijJ29Va7yrV4zp5p8NjWdZ782LaBYYQF/4cU8PsHszSgbxWHP1GGb2H0frlcDXBmyhlLlA== X-Received: by 2002:a05:6a20:a10c:b0:23d:54cb:2df6 with SMTP id adf61e73a8af0-24340ad1f86mr25124289637.3.1756232508052; Tue, 26 Aug 2025 11:21:48 -0700 (PDT) Received: from hu-wasimn-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-77048989fe6sm9881803b3a.51.2025.08.26.11.21.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 26 Aug 2025 11:21:47 -0700 (PDT) From: Wasim Nazir Date: Tue, 26 Aug 2025 23:51:04 +0530 Subject: [PATCH 5/5] arm64: dts: qcom: lemans-evk: Add sound card Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250826-lemans-evk-bu-v1-5-08016e0d3ce5@oss.qualcomm.com> References: <20250826-lemans-evk-bu-v1-0-08016e0d3ce5@oss.qualcomm.com> In-Reply-To: <20250826-lemans-evk-bu-v1-0-08016e0d3ce5@oss.qualcomm.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Richard Cochran Cc: kernel@oss.qualcomm.com, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, netdev@vger.kernel.org, Mohammad Rafi Shaik , Wasim Nazir X-Mailer: b4 0.15-dev-e44bb X-Developer-Signature: v=1; a=ed25519-sha256; t=1756232476; l=3032; i=wasim.nazir@oss.qualcomm.com; s=20250807; h=from:subject:message-id; bh=UMnWnX+QTp0SrMk1v6WQGdCaQDzxYKHt7lrDS4z1rOc=; b=vvOwPlUHfYZYBlh0B2Im01YpZHJDFfRJ5ZkGHfDe3nN4FX3P1X2ntIbChYdre22CGaot++nfI /ezJDoCRq3uCO9DepaefrgxOKiQuc5ngAhs497ny0q5LZGpYX95mE1y X-Developer-Key: i=wasim.nazir@oss.qualcomm.com; a=ed25519; pk=4ymqwKogZUOQnbcvSUHyO19kcEVTLEk3Qc4u795hiZM= X-Proofpoint-GUID: kvsT2Jg8EwodopEZEVMjs3R8vviswwjN X-Proofpoint-ORIG-GUID: kvsT2Jg8EwodopEZEVMjs3R8vviswwjN X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDAzMyBTYWx0ZWRfX9mmMtMWzRLxG i1f672G59c9fvo2UF3d3QgJF3vwfuyY7vmr0vday1oO6QXxLNtVKFBEhxjvHXxngIX17O9udmJy 5HsjjYA+YCJJn+/MZqv5wysmNMtDKnNX5hEBZry+t4NlCFSrDYkh1WRtAp5WYtYctDx0ZqeDp9Q dBzofHgfV9ej7GZ6teU7ujdSHelN/+rlLIRbbBE8+l1lomZrqfs2oVIEGgUIdKqbjaNmPObB/WO SmZa0ykjqFZMo2XkaCd5ut7FulIzYKgEXRRR2+PhbIEO/g19IZKSD/D8O1u29f4Mb7J9ibSz3nt 7hW7uFZsrTVOsLb8u/HVnWapcX1Kz0OEFgJzuEMJv1F+GhIc7pQh3qNkp8aB+40sWkbNgMyS+PN SQhUP16O X-Authority-Analysis: v=2.4 cv=BJazrEQG c=1 sm=1 tr=0 ts=68adfb3d cx=c_pps a=m5Vt/hrsBiPMCU0y4gIsQw==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=gcRert6Kt2c8YO7gZrEA:9 a=QEXdDO2ut3YA:10 a=IoOABgeZipijB_acs4fv:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-26_02,2025-08-26_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 priorityscore=1501 clxscore=1015 impostorscore=0 bulkscore=0 phishscore=0 suspectscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230033 From: Mohammad Rafi Shaik Add the sound card node with tested playback over max98357a I2S speakers amplifier and I2S mic. Introduce HS (High-Speed) MI2S pin control support. The I2S max98357a speaker amplifier is connected via HS0 and I2S microphones utilize the HS2 interface. Signed-off-by: Mohammad Rafi Shaik Signed-off-by: Wasim Nazir --- arch/arm64/boot/dts/qcom/lemans-evk.dts | 52 +++++++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/lemans.dtsi | 14 +++++++++ 2 files changed, 66 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/lemans-evk.dts b/arch/arm64/boot/dts/= qcom/lemans-evk.dts index 642b66c4ad1e..4adf0f956580 100644 --- a/arch/arm64/boot/dts/qcom/lemans-evk.dts +++ b/arch/arm64/boot/dts/qcom/lemans-evk.dts @@ -7,6 +7,7 @@ =20 #include #include +#include =20 #include "lemans.dtsi" #include "lemans-pmics.dtsi" @@ -26,6 +27,17 @@ chosen { stdout-path =3D "serial0:115200n8"; }; =20 + dmic: audio-codec-0 { + compatible =3D "dmic-codec"; + #sound-dai-cells =3D <0>; + num-channels =3D <1>; + }; + + max98357a: audio-codec-1 { + compatible =3D "maxim,max98357a"; + #sound-dai-cells =3D <0>; + }; + edp0-connector { compatible =3D "dp-connector"; label =3D "EDP0"; @@ -73,6 +85,46 @@ vreg_sdc: regulator-vreg-sdc { states =3D <1800000 0x1 2950000 0x0>; }; + + sound { + compatible =3D "qcom,qcs9100-sndcard"; + model =3D "LEMANS-EVK"; + + pinctrl-0 =3D <&hs0_mi2s_active>, <&hs2_mi2s_active>; + pinctrl-names =3D "default"; + + hs0-mi2s-playback-dai-link { + link-name =3D "HS0 MI2S Playback"; + + codec { + sound-dai =3D <&max98357a>; + }; + + cpu { + sound-dai =3D <&q6apmbedai PRIMARY_MI2S_RX>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + + hs2-mi2s-capture-dai-link { + link-name =3D "HS2 MI2S Capture"; + + codec { + sound-dai =3D <&dmic>; + }; + + cpu { + sound-dai =3D <&q6apmbedai TERTIARY_MI2S_TX>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + }; }; =20 &apps_rsc { diff --git a/arch/arm64/boot/dts/qcom/lemans.dtsi b/arch/arm64/boot/dts/qco= m/lemans.dtsi index 28f0976ab526..c8e6246b6062 100644 --- a/arch/arm64/boot/dts/qcom/lemans.dtsi +++ b/arch/arm64/boot/dts/qcom/lemans.dtsi @@ -5047,6 +5047,20 @@ dp1_hot_plug_det: dp1-hot-plug-det-state { bias-disable; }; =20 + hs0_mi2s_active: hs0-mi2s-active-state { + pins =3D "gpio114", "gpio115", "gpio116", "gpio117"; + function =3D "hs0_mi2s"; + drive-strength =3D <8>; + bias-disable; + }; + + hs2_mi2s_active: hs2-mi2s-active-state { + pins =3D "gpio122", "gpio123", "gpio124", "gpio125"; + function =3D "hs2_mi2s"; + drive-strength =3D <8>; + bias-disable; + }; + qup_i2c0_default: qup-i2c0-state { pins =3D "gpio20", "gpio21"; function =3D "qup0_se0"; --=20 2.51.0