From nobody Fri Oct 3 21:42:32 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DF09826D4F6 for ; Mon, 25 Aug 2025 03:35:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756092960; cv=none; b=YneHSAC7H0ds8+pmQgkRJmH2apcOprrjEjQKvTlcfSR3BgHYbD0uciv4010XMrCU6VztH50lEkyP9iZklpN3LfVjhCNfDBKtI/V9YM4IDtIsRJ1jqe691M3PE+ZEO0tAy0fwhDlNcVs8hzAWnWdJfzgTjrV/0Ke8lDGnvAT8fDI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756092960; c=relaxed/simple; bh=Wenpnfpcg173i/c96KQQjiJFEgMUrwSYfyZ+6WeMrc4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ISwQjMsqhTW5JKWxsmyJfIcxIrCwHoCt8TRC8bGPYORuRataLOnR2pEkBq37otlG0hvN7PqOQRsb9eI4AyaQvlST3Jk/umE8zcQcQ1aaA4yQI8Bpw5/xuYWhXLHf0ljwRH5LiZDcujRyGwQogt1GXQHvQmGQRuNhrT/phImU3cM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VcUROqXQ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VcUROqXQ" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57OMdKCx027444 for ; Mon, 25 Aug 2025 03:35:57 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= CP/bfFnyGckBytifnvL8aXmVIdR2eNM2EUptKGsoGus=; b=VcUROqXQfEk3BGfZ B8Nw74dazz1pg/aeUVmCgQ+brhrwW2QZ5S9l2fmuFEzCBXMIoUbRUTKJ/wCYaHvA BbKEICw+g33qeq8S4SQXYiv6xAtFj8sgNWg+O8uODI04atbXSmVwZ/4AVTWsp9Hs RszDCo409im9q084bHYaUzxzKZ7Y6P3Ne7/trcwKAzF9ohFdwQd3dr7bou5FjlLr /wyYjxvUSWhBAS7p96bcQevexSTBH/StNwgx1snumtnC1gVaAjbWXk3C9lO1nMjZ 3o4YICKVUT8g7Fw100G7/D6qgebflkcjIgHaSThmYts9xsHf3x9YR877AxQYzyZp b/v6Rg== Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q5um3kek-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 25 Aug 2025 03:35:56 +0000 (GMT) Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-b49c4e7ba85so1075216a12.3 for ; Sun, 24 Aug 2025 20:35:56 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756092956; x=1756697756; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CP/bfFnyGckBytifnvL8aXmVIdR2eNM2EUptKGsoGus=; b=FV88aIGuSeRla6soo/u959JfJ+6ppjQdiaSyHQhAW8yDx9HQTYvX8/I75Qg482tK0I HwxpmG5s02npl5FtPTIt5l0oD5ysYE/2hj13SiH5m8wnp3Ay2cwpEY+nfjaVCQsNEfEj MNIPBKE6qjpz0D3pGX4CMb1x9c/oGn64Dr7nhya/+gawyYFgOTS917h6r9A8LiQFojgw NbOpdZtcfAfNDHrohOg3gQVPJBhMFiw3xbgGUWOANMmtF8LxiX2p1B+7HVyQE77PviSe fyz7tYimxmeeg7Xe4XfMZ7L9NKfOvr3ya1nGdRarg9UxttoKjNuhjDULnD9BcD3wvl1S 5fyw== X-Forwarded-Encrypted: i=1; AJvYcCVnW+B1jCmAAUvC6oomM800sRUVF49jF/dD4Tv7Ejx0VnxxhvsTFcyNMIBBkrIy43gGe9WM0a8nHRvuQ6Q=@vger.kernel.org X-Gm-Message-State: AOJu0YymhBkprR95Ng9qhTeXxa5j5fMiU79bMDrCM08+SJkPdDVdZWSH 0yk0/0q3zudYXnxo2/zJ5725cXOspJM7ySd9p3wEtGfvI4lqwxBZImOP7bejpimKO4UtloSuV4s KFVHMQ+zWHORwc5SbT7l76p53HmbiiuOqgBZVmEcPXIT12Dp8wRDHnOc1VcVEnKgfkDM= X-Gm-Gg: ASbGnctYKKgtbXYlu5NTMJ1JQWjYflw3RJ0s8xWM/dPyTSSH9cuwqR2Bp+IL7LX540q h1l8eB7WHUtScqeHFVhVtL6Wc5p9e2LGWHIuEg4LrvcpDf6aVlpa8lXIcelJMfwG/E/N64g/xux L6dmcfaCcq47/6h6jxgXr4f/ZvCFuf9xfJUbxHDKzksePy6bJqBDWn8MjXAVLcBmumrHa93YL13 RyrCjVB/QhTZ63yL6WDapEab/oWy8wBMFefajjhB1qgpZj2eRfspWSlFgShQMRbK9SDCi4bMK2B Ao5D7q4m2QlbB2PI0PoluaREEp0x5OpG859X+LxQMzByRexB3s+NkIJOxBNahqK4ei23QZo= X-Received: by 2002:a17:902:e806:b0:246:d743:b0e2 with SMTP id d9443c01a7336-246d743be6fmr28934365ad.19.1756092956007; Sun, 24 Aug 2025 20:35:56 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHdkcy9toq6b/llm2j6YGh68nRGvrYf528YACIAInsEGUwk2LAKOp3UBq2OSMSxZR6jNzvCLA== X-Received: by 2002:a17:902:e806:b0:246:d743:b0e2 with SMTP id d9443c01a7336-246d743be6fmr28934025ad.19.1756092955508; Sun, 24 Aug 2025 20:35:55 -0700 (PDT) Received: from cse-cd01-lnx.ap.qualcomm.com ([114.94.8.21]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2466877c707sm54859565ad.22.2025.08.24.20.35.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Aug 2025 20:35:55 -0700 (PDT) From: Yongxing Mou Date: Mon, 25 Aug 2025 11:34:22 +0800 Subject: [PATCH v9 3/6] dt-bindings: display/msm: Document MDSS on QCS8300 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250825-qcs8300_mdss-v9-3-ebda1de80ca0@oss.qualcomm.com> References: <20250825-qcs8300_mdss-v9-0-ebda1de80ca0@oss.qualcomm.com> In-Reply-To: <20250825-qcs8300_mdss-v9-0-ebda1de80ca0@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yongxing Mou X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1756092926; l=10120; i=yongxing.mou@oss.qualcomm.com; s=20241121; h=from:subject:message-id; bh=Wenpnfpcg173i/c96KQQjiJFEgMUrwSYfyZ+6WeMrc4=; b=r8VLQ9zCaA9P2LVV/lXooXOE/P2IZYqM1eJjpi6IdBnoYBG5ZVclo646CPBi02BvxNcwWz6hU 3SdCsRCscjtCIyiz7oIfp5klfGHkRqNVJRshrclfJyQMJXEVumEN6O1 X-Developer-Key: i=yongxing.mou@oss.qualcomm.com; a=ed25519; pk=zeCnFRUqtOQMeFvdwex2M5o0Yf67UHYfwCyBRQ3kFbU= X-Authority-Analysis: v=2.4 cv=VtIjA/2n c=1 sm=1 tr=0 ts=68abda1d cx=c_pps a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=Uz3yg00KUFJ2y2WijEJ4bw==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=mw5JQ2FHeNGQCEwkIB4A:9 a=x9G3774qgbUdaUce:21 a=QEXdDO2ut3YA:10 a=x9snwWr2DeNwDh03kgHS:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDAzMiBTYWx0ZWRfX5ViNKkciOQvM /yQbPAreZ/OeDXtbKgX6yDW85kBoxdeCdlA4aAya6K+RILw27bsqhiop7c9l/UHCPp5OxJXnm5I ee7if+yxRSqo/zQ7c0RFn1nzPSzg95bIZwcdbYRaojwxhq5uSgwT4YEEoCi0ZexEcJtpTZs9NvN 5Qa6Sbp4r9IEPX5/hfFJyB/BgsmjUPq7q2VzgQzdh+m68vVEtqWkgvZyk/KcecIkYVwBCCu3Rl1 o+CXcBB/73rzs39An7OfjuTggm2ASFLjtb0wTupGI2smU5TUvDaYCqTuDBdHSqIS6bv4CLrKukV 5zbMILg5bf/Wng+w4e2kxClqjgYSnNI4c5ArDjLy3ABSjZ+zS5Fzw3NYADI48S7Sq0Pu+PoyVom iRv6WBGb X-Proofpoint-GUID: v92-D2__AStQD760QMWiDgqaLSBL49cW X-Proofpoint-ORIG-GUID: v92-D2__AStQD760QMWiDgqaLSBL49cW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-25_01,2025-08-20_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 priorityscore=1501 impostorscore=0 bulkscore=0 suspectscore=0 malwarescore=0 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230032 Document the MDSS hardware found on the Qualcomm QCS8300 platform. Signed-off-by: Yongxing Mou Reviewed-by: Krzysztof Kozlowski --- .../bindings/display/msm/qcom,qcs8300-mdss.yaml | 282 +++++++++++++++++= ++++ 1 file changed, 282 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,qcs8300-mds= s.yaml b/Documentation/devicetree/bindings/display/msm/qcom,qcs8300-mdss.ya= ml new file mode 100644 index 0000000000000000000000000000000000000000..ebcfe1f9358b3721c0132621a43= 79897c05ea2d4 --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,qcs8300-mdss.yaml @@ -0,0 +1,282 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,qcs8300-mdss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Technologies, Inc. QCS8300 Display MDSS + +maintainers: + - Yongxing Mou + +description: + QCS8300 MSM Mobile Display Subsystem(MDSS), which encapsulates sub-block= s like + DPU display controller, DP interfaces and EDP etc. + +$ref: /schemas/display/msm/mdss-common.yaml# + +properties: + compatible: + const: qcom,qcs8300-mdss + + clocks: + items: + - description: Display AHB + - description: Display hf AXI + - description: Display core + + iommus: + maxItems: 1 + + interconnects: + maxItems: 3 + + interconnect-names: + maxItems: 3 + +patternProperties: + "^display-controller@[0-9a-f]+$": + type: object + additionalProperties: true + + properties: + compatible: + contains: + const: qcom,qcs8300-dpu + + "^displayport-controller@[0-9a-f]+$": + type: object + additionalProperties: true + + properties: + compatible: + items: + - const: qcom,qcs8300-dp + + "^phy@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,qcs8300-edp-phy + +required: + - compatible + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + #include + + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,qcs8300-mdss"; + reg =3D <0x0ae00000 0x1000>; + reg-names =3D "mdss"; + + interconnects =3D <&mmss_noc MASTER_MDP0 QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&mmss_noc MASTER_MDP1 QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ON= LY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE= _ONLY>; + interconnect-names =3D "mdp0-mem", + "mdp1-mem", + "cpu-cfg"; + + resets =3D <&dispcc_core_bcr>; + power-domains =3D <&dispcc_gdsc>; + + clocks =3D <&dispcc_ahb_clk>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc_mdp_clk>; + + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <1>; + + iommus =3D <&apps_smmu 0x1000 0x402>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + display-controller@ae01000 { + compatible =3D "qcom,qcs8300-dpu", "qcom,sa8775p-dpu"; + reg =3D <0x0ae01000 0x8f000>, + <0x0aeb0000 0x2008>; + reg-names =3D "mdp", "vbif"; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_AHB_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_MDP_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc0 MDSS_DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates =3D <19200000>; + operating-points-v2 =3D <&mdp_opp_table>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + interrupt-parent =3D <&mdss>; + interrupts =3D <0>; + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + port@0 { + reg =3D <0>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-375000000 { + opp-hz =3D /bits/ 64 <375000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-500000000 { + opp-hz =3D /bits/ 64 <500000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-575000000 { + opp-hz =3D /bits/ 64 <575000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + + opp-650000000 { + opp-hz =3D /bits/ 64 <650000000>; + required-opps =3D <&rpmhpd_opp_turbo_l1>; + }; + }; + }; + + mdss_dp0_phy: phy@aec2a00 { + compatible =3D "qcom,qcs8300-edp-phy", "qcom,sa8775p-edp-phy"; + + reg =3D <0x0aec2a00 0x200>, + <0x0aec2200 0xd0>, + <0x0aec2600 0xd0>, + <0x0aec2000 0x1c8>; + + clocks =3D <&dispcc MDSS_DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_AHB_CLK>; + clock-names =3D "aux", + "cfg_ahb"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + vdda-phy-supply =3D <&vreg_l1c>; + vdda-pll-supply =3D <&vreg_l4a>; + }; + + displayport-controller@af54000 { + compatible =3D "qcom,qcs8300-dp"; + + pinctrl-0 =3D <&dp_hot_plug_det>; + pinctrl-names =3D "default"; + + reg =3D <0xaf54000 0x104>, + <0xaf54200 0x0c0>, + <0xaf55000 0x770>, + <0xaf56000 0x09c>, + <0xaf57000 0x09c>; + + interrupt-parent =3D <&mdss>; + interrupts =3D <12>; + clocks =3D <&dispcc0 MDSS_DISP_CC_MDSS_AHB_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel", + "stream_2_pixel", + "stream_3_pixel"; + assigned-clocks =3D <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK= _SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK= _SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK= _SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK= _SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK= _SRC>; + assigned-clock-parents =3D <&mdss_dp0_phy 0>, + <&mdss_dp0_phy 1>, + <&mdss_dp0_phy 1>, + <&mdss_dp0_phy 1>; + phys =3D <&mdss_dp0_phy>; + phy-names =3D "dp"; + operating-points-v2 =3D <&dp_opp_table>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + #sound-dai-cells =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp_out: endpoint { }; + }; + }; + + dp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-160000000 { + opp-hz =3D /bits/ 64 <160000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + }; +... --=20 2.34.1