From nobody Fri Oct 3 20:53:07 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8613930146D for ; Mon, 25 Aug 2025 14:18:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756131529; cv=none; b=jtg8cLJEPhnybu3NIPaO8mwJ2Ouh4gWYEodG1VJRJBFVO7pbxxuhaHf2e0BPQ6jI86TzaFZo2bTvo5TshyZXNly3wEWW0aoRUXp3Yvzi/yCD7mrU3pdKsc7TTBZUpgGMIC2LCFJk+SyQlNE8IwLU2N3fW/uymmBRtsXlYBsZh0g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756131529; c=relaxed/simple; bh=0dVgSe5fQEEQGHa6kdSslP0Jcv6Y5YOGhBcw8A8Rzco=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UXabqfxqphNTG5NXGYiFX4dE66fgyD2txkwh1YNODeWO0ZSAO89+0Rk97Pa0ZQpA6MZYDDulQLz5xvFZn8qAUllz5e9/ly1EoB7MHCxwi02B8LwveRGYGjJJRb2XKUU3SBqhtLCXYDo7BzpU9cDBra2JewfSbNNNjhj3spDzmfk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=pPLsRsHO; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="pPLsRsHO" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57PE03GS003409 for ; Mon, 25 Aug 2025 14:18:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= qqs4drWBCBDE/z99SLo96bvGZA4vxD+HYpYQntA66ng=; b=pPLsRsHOQBBorqrf yLZgUCnp08l4FUDPIYKO4KfqnDaKQXZdIgdgiz/Bg1wmweAGxszhe0bEAZ4Z8kwp zq02JPA5SBfkMjpKk4mzNlNyX9LvWtWCxn+a2KMCPvlm+4+A1vnSNXMGiYOnUzw0 P26OkfdYmZtJ5cDpzGRNpSwTrNB1k3e0qtcnyQpAS15i+k/HwlLtObv2rM0N0Zd+ 46fc0AIJLvh4AdufEz380Xx7ab97iIOezNdj4f500ciMB0TcgT/ZRxp3mtmQ5i/w GFvvaw1z40CnJGmuPf9JND5SOnR8hBJHDCFE1subpnesQ0QYwtkLBDGKT/RHjOBP yo1whQ== Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q6thwbfx-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 25 Aug 2025 14:18:46 +0000 (GMT) Received: by mail-pf1-f199.google.com with SMTP id d2e1a72fcca58-771e43782aaso913702b3a.1 for ; Mon, 25 Aug 2025 07:18:46 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756131526; x=1756736326; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qqs4drWBCBDE/z99SLo96bvGZA4vxD+HYpYQntA66ng=; b=AOS1jz6D+L/XP2YPQqetpmelB2sAaiWO6bWCeLBGsfid7e0ry1GEBvsLwmdgWYi6ET ELU/ps8TJDHYqmHpBbysi5VpPSR2FYH9NOmM9tXdM631N6ykw2s/eP1feKtrAdoylNXK sUj6MRp41kvxPpFx8sdRv9xoisIXAxi/LeNQGbmUQxLLzZDGCwkmIt7QoGINeoXJnSvH TGWgNKGM6pzHfS3tgilD4MlM9zGBnVyY7vbAX6sfYO6lHPj9/GhLbs+rsfaYjpz0PiWX 1Ft8jm5iE2h5oy1cj4QdlDoxnxXySKqAWzy76AjuUXZXBkFGaMBOoDsgFqkg/gVNvE6/ NSXQ== X-Forwarded-Encrypted: i=1; AJvYcCUzqOWPVdpCmqLnvo1pEYtwAu5lL0L6dCr/BBZLkWZ/c88ebWf3S996NtD+bhvFTUIZj03kXJeSJNF/3Aw=@vger.kernel.org X-Gm-Message-State: AOJu0Yzhjmgyar8pPjN1D/LsS7JMcjSdlV9Mf8cVK/LHjY7mFMeFcCNv sD1d/FV/AhrbuN62xUAsMCmEVvyd/0VGbfHmvmQW4Wm0IM8iBl3HJS5qPJzRBCQ5MMqL2cLmFXt IHkQQJFnU9lHt9i2PHXNAAtxW5r1j0ZMD1l73CC0kZCstgYVujizCCYRLxmD8wNrcKmE= X-Gm-Gg: ASbGnctUbTIlQrojwEYY9Sfk01cbNNb0NYurlgnnpILd1VI0EDbeFtnl5Yz0QjKmCnh NNa4JsjqhZECSEXZd3e4kdxmgUQzd6gZq1MMftFZbs8Rr5y7zJ0hllR6aV3Hj5RXwPQ22s0xGYs DMd277//PlSV9A1gOQ+tXLj5ISecpNK/B173uoAla/Ihma7FXLjZVlG/FdgSmLJOcFzUGh6htTx xyP8dfi4WkNCFDIkFJrZRNXPCYqDmdYM7pT2Wm5Kt4HxnMCT1rojoby1v0jeb9U0T1ObDZBV00e Pp6buRFzeGkiVCU3aXLfzf0CjSkwOgi2NM0uHhCQ4MfBRXWN7ELY/6v7m5vCc11rnHr8Rn8= X-Received: by 2002:a05:6a00:3a21:b0:76b:f73a:4457 with SMTP id d2e1a72fcca58-7702fa091b6mr19270890b3a.6.1756131525846; Mon, 25 Aug 2025 07:18:45 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEnx6G6tAHpjDS4MqzBazF5doCSc2hewG21dNNgf2eTmCEsSlaRSXM1VDpwNzfGlbfdFEMRXA== X-Received: by 2002:a05:6a00:3a21:b0:76b:f73a:4457 with SMTP id d2e1a72fcca58-7702fa091b6mr19270831b3a.6.1756131525178; Mon, 25 Aug 2025 07:18:45 -0700 (PDT) Received: from cse-cd01-lnx.ap.qualcomm.com ([114.94.8.21]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-770401eb20dsm7672339b3a.79.2025.08.25.07.18.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Aug 2025 07:18:44 -0700 (PDT) From: Yongxing Mou Date: Mon, 25 Aug 2025 22:16:09 +0800 Subject: [PATCH v3 23/38] drm/msm/dp: abstract out the dp_display stream helpers to accept a panel Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250825-msm-dp-mst-v3-23-01faacfcdedd@oss.qualcomm.com> References: <20250825-msm-dp-mst-v3-0-01faacfcdedd@oss.qualcomm.com> In-Reply-To: <20250825-msm-dp-mst-v3-0-01faacfcdedd@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Yongxing Mou , Abhinav Kumar X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1756131422; l=10076; i=yongxing.mou@oss.qualcomm.com; s=20241121; h=from:subject:message-id; bh=4zTlJidWLy0E1z5hm9dMFBWxogdjL3DqQF+QPgx0sPY=; b=XR8ZVcA1AMtLseYTQpeNsBV/hrKD78YfXLQW2+f9M6Id7jht1CFhGO1eR0yX4Q00OSKRywfRT /u4k8E9i8yTBVWmn72x5kweW4Ljkze6gt73nwCC35BqjGEIZvWO5IjH X-Developer-Key: i=yongxing.mou@oss.qualcomm.com; a=ed25519; pk=zeCnFRUqtOQMeFvdwex2M5o0Yf67UHYfwCyBRQ3kFbU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDA0MyBTYWx0ZWRfX7xAXOdiInGcm YNtmjjcihM/b7H3i2gHaUKS2Fk37oXS+TDU7pIyPG4bGJEQZeFrE0u9XNTKWneCwpg4ub25ddkI 1wSiiB3pxDu2p2v5LfTkhHQL1ioqVh1maX46a5mepJiSJkm8nCWrsevxDufHMEt+yeis8587Ryx nCGBQg782DIG7ZF78wYF4jzxSx1Oe2zUZh/vRxLZrgHVetCPW4nQoE8AgdxXPvA4bkP2YQEFHbF paqCes39a1nolkBJoCNi7iG9cI1oKOypzQDJQ+2N+y3WQK+WLg04AJCrgvZZcnGdyqStwrF4pwS H/pTbu42yTl4hb/txFCwPrmetpTAhcqd1zjFXyMzbJs1mIJ5GOK5Gx8nqoAJVjMY/rye0+kGS67 VZJ5Bi4H X-Proofpoint-ORIG-GUID: AAFqoijrjYQGKZ8L1fPZ5PmCMpyq3zCD X-Proofpoint-GUID: AAFqoijrjYQGKZ8L1fPZ5PmCMpyq3zCD X-Authority-Analysis: v=2.4 cv=W544VQWk c=1 sm=1 tr=0 ts=68ac70c6 cx=c_pps a=WW5sKcV1LcKqjgzy2JUPuA==:117 a=Uz3yg00KUFJ2y2WijEJ4bw==:17 a=8K8LDW8wUMBAfiAu:21 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=6JW8Usl2KB0McxKAiHkA:9 a=QEXdDO2ut3YA:10 a=OpyuDcXvxspvyRM73sMx:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-25_06,2025-08-20_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 spamscore=0 clxscore=1015 suspectscore=0 phishscore=0 bulkscore=0 impostorscore=0 adultscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230043 From: Abhinav Kumar Currently the dp_display bridge helpers, in particular the dp_display_enable()/dp_display_disable() use the cached panel. To be able to re-use these helpers for MST use-case abstract the helpers to use the panel which is passed in to them. Signed-off-by: Abhinav Kumar Signed-off-by: Yongxing Mou --- drivers/gpu/drm/msm/dp/dp_display.c | 138 +++++++++++++++++++++++---------= ---- drivers/gpu/drm/msm/dp/dp_display.h | 12 ++++ 2 files changed, 102 insertions(+), 48 deletions(-) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/d= p_display.c index e02ada7a3dc3b89618aeadd998e9a41236ee6bbf..0815973e6597492e09f33359d97= 77c0e8ce31e0d 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -695,6 +695,11 @@ static int msm_dp_display_prepare(struct msm_dp_displa= y_private *dp) =20 drm_dbg_dp(dp->drm_dev, "sink_count=3D%d\n", dp->link->sink_count); =20 + if (msm_dp_display->prepared) { + drm_dbg_dp(dp->drm_dev, "Link already setup, return\n"); + return 0; + } + rc =3D pm_runtime_resume_and_get(&msm_dp_display->pdev->dev); if (rc) { DRM_ERROR("failed to pm_runtime_resume\n"); @@ -722,7 +727,8 @@ static int msm_dp_display_prepare(struct msm_dp_display= _private *dp) return rc; } =20 -static int msm_dp_display_enable(struct msm_dp_display_private *dp) +static int msm_dp_display_enable(struct msm_dp_display_private *dp, + struct msm_dp_panel *msm_dp_panel) { int rc =3D 0; struct msm_dp *msm_dp_display =3D &dp->msm_dp_display; @@ -733,7 +739,7 @@ static int msm_dp_display_enable(struct msm_dp_display_= private *dp) return 0; } =20 - rc =3D msm_dp_ctrl_on_stream(dp->ctrl, dp->panel, dp->max_stream); + rc =3D msm_dp_ctrl_on_stream(dp->ctrl, msm_dp_panel, dp->max_stream); if (!rc) msm_dp_display->power_on =3D true; =20 @@ -779,37 +785,17 @@ static void msm_dp_display_audio_notify_disable(struc= t msm_dp_display_private *d msm_dp_display->audio_enabled =3D false; } =20 -static int msm_dp_display_disable(struct msm_dp_display_private *dp) +static int msm_dp_display_disable(struct msm_dp_display_private *dp, + struct msm_dp_panel *msm_dp_panel) { struct msm_dp *msm_dp_display =3D &dp->msm_dp_display; =20 if (!msm_dp_display->power_on) return 0; =20 - msm_dp_panel_disable_vsc_sdp(dp->panel); + msm_dp_panel_disable_vsc_sdp(msm_dp_panel); =20 - /* dongle is still connected but sinks are disconnected */ - if (dp->link->sink_count =3D=3D 0) { - /* - * irq_hpd with sink_count =3D 0 - * hdmi unplugged out of dongle - */ - - /* set dongle to D3 (power off) mode */ - msm_dp_link_psm_config(dp->link, &dp->panel->link_info, true); - msm_dp_ctrl_off_pixel_clk(dp->ctrl, dp->panel->stream_id); - msm_dp_ctrl_off_link(dp->ctrl); - /* re-init the PHY so that we can listen to Dongle disconnect */ - msm_dp_ctrl_reinit_phy(dp->ctrl); - } else { - /* - * unplugged interrupt - * dongle unplugged out of DUT - */ - msm_dp_ctrl_off_pixel_clk(dp->ctrl, dp->panel->stream_id); - msm_dp_ctrl_off_link(dp->ctrl); - msm_dp_display_host_phy_exit(dp); - } + msm_dp_ctrl_off_pixel_clk(dp->ctrl, msm_dp_panel->stream_id); =20 msm_dp_display->power_on =3D false; =20 @@ -1538,52 +1524,90 @@ void msm_dp_display_atomic_prepare(struct msm_dp *m= sm_dp_display) return; } =20 -void msm_dp_display_atomic_enable(struct msm_dp *msm_dp_display) +void msm_dp_display_enable_helper(struct msm_dp *msm_dp_display, struct ms= m_dp_panel *msm_dp_panel) { struct msm_dp_display_private *dp; int rc =3D 0; =20 dp =3D container_of(msm_dp_display, struct msm_dp_display_private, msm_dp= _display); =20 - msm_dp_display_set_stream_info(msm_dp_display, dp->panel, 0, 0, 0, 0, 0); - if (msm_dp_display->prepared) { - rc =3D msm_dp_display_enable(dp); + rc =3D msm_dp_display_enable(dp, msm_dp_panel); if (rc) DRM_ERROR("DP display enable failed, rc=3D%d\n", rc); =20 rc =3D msm_dp_display_post_enable(msm_dp_display); if (rc) { DRM_ERROR("DP display post enable failed, rc=3D%d\n", rc); - msm_dp_display_disable(dp); + msm_dp_display_disable(dp, msm_dp_panel); } } =20 drm_dbg_dp(msm_dp_display->drm_dev, "type=3D%d Done\n", msm_dp_display->c= onnector_type); } =20 -void msm_dp_display_atomic_disable(struct msm_dp *msm_dp_display) +void msm_dp_display_atomic_enable(struct msm_dp *msm_dp_display) { struct msm_dp_display_private *dp; =20 dp =3D container_of(msm_dp_display, struct msm_dp_display_private, msm_dp= _display); =20 - msm_dp_ctrl_push_idle(dp->ctrl, dp->panel); + msm_dp_display_set_stream_info(msm_dp_display, dp->panel, 0, 0, 0, 0, 0); + + msm_dp_display_enable_helper(msm_dp_display, dp->panel); +} + +void msm_dp_display_disable_helper(struct msm_dp *msm_dp_display, + struct msm_dp_panel *msm_dp_panel) +{ + struct msm_dp_display_private *dp; + + dp =3D container_of(msm_dp_display, struct msm_dp_display_private, msm_dp= _display); + + msm_dp_ctrl_push_idle(dp->ctrl, msm_dp_panel); msm_dp_ctrl_mst_stream_channel_slot_setup(dp->ctrl, dp->max_stream); msm_dp_ctrl_mst_send_act(dp->ctrl); } =20 -static void msm_dp_display_unprepare(struct msm_dp_display_private *dp) +void msm_dp_display_atomic_disable(struct msm_dp *msm_dp_display) { - struct msm_dp *msm_dp_display =3D &dp->msm_dp_display; + struct msm_dp_display_private *dp; + + dp =3D container_of(msm_dp_display, struct msm_dp_display_private, msm_dp= _display); + + msm_dp_display_disable_helper(msm_dp_display, dp->panel); +} + +void msm_dp_display_unprepare(struct msm_dp *msm_dp_display) +{ + struct msm_dp_display_private *dp; + + dp =3D container_of(msm_dp_display, struct msm_dp_display_private, msm_dp= _display); + + if (!msm_dp_display->prepared) { + drm_dbg_dp(dp->drm_dev, "Link already setup, return\n"); + return; + } + + /* dongle is still connected but sinks are disconnected */ + if (dp->link->sink_count =3D=3D 0) + msm_dp_link_psm_config(dp->link, &dp->panel->link_info, true); + + msm_dp_ctrl_off_link(dp->ctrl); + + /* re-init the PHY so that we can listen to Dongle disconnect */ + if (dp->link->sink_count =3D=3D 0) + msm_dp_ctrl_reinit_phy(dp->ctrl); + else + msm_dp_display_host_phy_exit(dp); =20 pm_runtime_put_sync(&msm_dp_display->pdev->dev); =20 msm_dp_display->prepared =3D false; } =20 -void msm_dp_display_atomic_post_disable(struct msm_dp *dp) +void msm_dp_display_atomic_post_disable_helper(struct msm_dp *dp, struct m= sm_dp_panel *msm_dp_panel) { struct msm_dp_display_private *msm_dp_display; =20 @@ -1597,28 +1621,46 @@ void msm_dp_display_atomic_post_disable(struct msm_= dp *dp) =20 msm_dp_display_audio_notify_disable(msm_dp_display); =20 - msm_dp_display_disable(msm_dp_display); + msm_dp_display_disable(msm_dp_display, msm_dp_panel); + + drm_dbg_dp(dp->drm_dev, "type=3D%d Done\n", dp->connector_type); +} + +void msm_dp_display_atomic_post_disable(struct msm_dp *msm_dp_display) +{ + struct msm_dp_display_private *dp; + + dp =3D container_of(msm_dp_display, struct msm_dp_display_private, msm_dp= _display); + + msm_dp_display_atomic_post_disable_helper(msm_dp_display, dp->panel); =20 msm_dp_display_unprepare(msm_dp_display); +} =20 - drm_dbg_dp(dp->drm_dev, "type=3D%d Done\n", dp->connector_type); +void msm_dp_display_mode_set_helper(struct msm_dp *msm_dp, + const struct drm_display_mode *mode, + const struct drm_display_mode *adjusted_mode, + struct msm_dp_panel *msm_dp_panel) +{ + struct msm_dp_display_private *dp; + + dp =3D container_of(msm_dp, struct msm_dp_display_private, msm_dp_display= ); + + msm_dp_display_set_mode(msm_dp, adjusted_mode, msm_dp_panel); + /* populate wide_bus_support to different layers */ + dp->ctrl->wide_bus_en =3D msm_dp_panel->msm_dp_mode.out_fmt_is_yuv_420 ? + false : dp->wide_bus_supported; } =20 -void msm_dp_display_mode_set(struct msm_dp *dp, +void msm_dp_display_mode_set(struct msm_dp *msm_dp, const struct drm_display_mode *mode, const struct drm_display_mode *adjusted_mode) { - struct msm_dp_display_private *msm_dp_display; - struct msm_dp_panel *msm_dp_panel; - - msm_dp_display =3D container_of(dp, struct msm_dp_display_private, msm_dp= _display); - msm_dp_panel =3D msm_dp_display->panel; + struct msm_dp_display_private *dp; =20 - msm_dp_display_set_mode(dp, adjusted_mode, msm_dp_panel); + dp =3D container_of(msm_dp, struct msm_dp_display_private, msm_dp_display= ); =20 - /* populate wide_bus_support to different layers */ - msm_dp_display->ctrl->wide_bus_en =3D msm_dp_panel->msm_dp_mode.out_fmt_i= s_yuv_420 ? - false : msm_dp_display->wide_bus_supported; + msm_dp_display_mode_set_helper(msm_dp, mode, adjusted_mode, dp->panel); } =20 void msm_dp_bridge_hpd_enable(struct drm_bridge *bridge) diff --git a/drivers/gpu/drm/msm/dp/dp_display.h b/drivers/gpu/drm/msm/dp/d= p_display.h index fa92f763d2304f15af7c4e1e7e8aab5a6ffd3459..20b7ed735b3f428e894b82ae275= 6d0efcfa47624 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.h +++ b/drivers/gpu/drm/msm/dp/dp_display.h @@ -51,5 +51,17 @@ enum drm_mode_status msm_dp_display_mode_valid(struct ms= m_dp *dp, int msm_dp_display_set_stream_info(struct msm_dp *dp_display, struct msm_d= p_panel *panel, enum msm_dp_stream_id stream_id, u32 start_slot, u32 num_slots, u32 pbn, int vcpi); +void msm_dp_display_enable_helper(struct msm_dp *msm_dp_display, + struct msm_dp_panel *msm_dp_panel); +void msm_dp_display_disable_helper(struct msm_dp *msm_dp_display, + struct msm_dp_panel *msm_dp_panel); +void msm_dp_display_mode_set_helper(struct msm_dp *msm_dp_display, + const struct drm_display_mode *mode, + const struct drm_display_mode *adjusted_mode, + struct msm_dp_panel *msm_dp_panel); +void msm_dp_display_atomic_post_disable_helper(struct msm_dp *msm_dp_displ= ay, + struct msm_dp_panel *msm_dp_panel); + +void msm_dp_display_unprepare(struct msm_dp *dp); =20 #endif /* _DP_DISPLAY_H_ */ --=20 2.34.1