From nobody Fri Oct 3 20:53:45 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 79648313536 for ; Mon, 25 Aug 2025 18:19:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756145995; cv=none; b=bd8/iPhHQ3zRb6VCMrtNTarsfXqQOM82QSIHRBQGnLAtlthPSFo5CK1918nz5DiEYJshBLQuKx+qWnJpnsfCuTJspo5wY3suxmAxN3KwdYMVH3RH+UjBWozNcoge8i5IAsOgimw9fHz7ihmAU9dE1Q/zDT3A2YI/aXCAQJ1BA8Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756145995; c=relaxed/simple; bh=h6RXWbyefgEVEM0BmVWVfZH0vo7yywZji3SwzXVLnjw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=HSWeQzGF+r+Rflfkk8yoIGVkh5EfaphV4X30O2TJ9z5rVJXeJZKubeP1tQetEABlMrZthT7a11tRHOg8oYEs0nvbJSR+GGzJ1tgUERd35heY/tSxyRxrJFbFZRsgQihUOrZ0HkRJ1ImKE9CgZmbcdsZC5Qa1TnW30gVBgp3A6bU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bI3MsBQx; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bI3MsBQx" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57PHNPRv017266 for ; Mon, 25 Aug 2025 18:19:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= +lDsdc1O7kmdJsF/Ws/KKiaWnUoZYb60kkTYRbBrGPo=; b=bI3MsBQxfv2wJLFi 9JQ4xfCD6buVnzIAOl9omrpuyipgxkb4my+UekwMw1mIRL5u4wobnh10a7RRWsVH ICZPbjfy5A20ESlgqF1LKjqoY0Dzyujcl0LbFZWq688wrjcN+dwMHcotNzbRfVOf f4E7YkAdDKXkIcfzwWAGn7RM2MNuJygWi++JCWUYZQ6qNV7GXQZLomhaL1H7Q8qF ayHKhLNJyLxkotC8N6tcgimvj4ZJKQGYvw/LmpR74NbAQXuYZbomAWBj3ktBSnzu 4wTRAlQwKtdNDjtoiHypCspAHhhrNhezj3gnsrkLA1yatTju0CNpdYWkYPvOXGy9 6NvTFw== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48q615e163-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 25 Aug 2025 18:19:52 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2461c537540so47591195ad.0 for ; Mon, 25 Aug 2025 11:19:52 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756145991; x=1756750791; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=+lDsdc1O7kmdJsF/Ws/KKiaWnUoZYb60kkTYRbBrGPo=; b=nsFL798ck/meq59eZ/LM3KLS52mFvPuWuGDsj57793uyZAMgcE//M12JkwzIygVILG 0CA9c9duojIjBb0yGpvnZUUxnTezDcijXwU4MUIAlkl66lGLofuOnEvysCaa8WHKzWyp nrsYH/uPHshTcC+TE01gG+lxZ8Kfe/P95RTBjnf7LYyPgZFcaJOWQjwVLWnJZjgLSWQb G+5eWmFJETgKyf7j2O5ojwboOk/ihsH6ROIg9eVZrlHHjKY9ovaN0IMcVMxdDpp/MVzJ EGYJeA5kRAA1ZDqSH33c+ajLoMdOcKXdhg+f9gal5lVVY2eiAzkSfVvxSerd7yzjrc1S 3RCQ== X-Forwarded-Encrypted: i=1; AJvYcCXO7A5zSoS6tmXJCY81CPxWjO8q2dZ8Ze0qN/gEpYymM3r4I4A2u45hG643lyK5MqLOTwTLcC/qA2JrQ90=@vger.kernel.org X-Gm-Message-State: AOJu0YyX8deyzSXYBtzZUHBGs3cNXiy8BX1KgC+wCOgEmjK0vsrT0SGR 5dZeuEF6tq1n41REIhtgXWXXeVEwRtWqrxtE0TyxKpwPEZ6+tMm0l27YKHaHrKlBJ5fhqSslkIg Y8V5A2B8yyLXKtYrqLPfqAsqvryfLm22LPMZX6dBKzQ3AfSH43IT52bCfnWGBa6Vrb2g= X-Gm-Gg: ASbGnct7Kh7OdWfMpo16mt9j1Qh1dZc/uphiyOBXBIfU2V2h1bnCyMVbKiuQ3A8cWRb A8RWmKSJOPHGUHYYcipAFH2D+jvFQr8dNrN2vKufTT83EfHbRNy9OIhUaStTKu6CeOBj7r4pOUZ 6+cPPs3s3l8vPVCW2GryITRVrCAWkPUDICQHl4sU+sADhT+k8UqpRVYv6Ri84fVKAJtWE89LYiD NTCAnoAH3JSJsBXHjzvF6cnOt1bjkzTYylm9PKu7tTpDE/MO0sExXe3m5eUPKvEOkpaISK5bcnk zOsU0EasNOBckbATiiIaA/4mEqb8LZYMw9yFUFcDir7k/FJ71Wu8rCRrCC18hNIL X-Received: by 2002:a17:903:2105:b0:240:8fa2:15d2 with SMTP id d9443c01a7336-2462ef440eemr109453195ad.33.1756145990739; Mon, 25 Aug 2025 11:19:50 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFqGpGu9nyoARN82aFs3nmiW5nNqCgT1gPGMKlJWpANuLc/XS090pHBPwUfr5neFxpCrqXAkg== X-Received: by 2002:a17:903:2105:b0:240:8fa2:15d2 with SMTP id d9443c01a7336-2462ef440eemr109452925ad.33.1756145990294; Mon, 25 Aug 2025 11:19:50 -0700 (PDT) Received: from hu-tdas-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-246688647acsm74174015ad.87.2025.08.25.11.19.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Aug 2025 11:19:50 -0700 (PDT) From: Taniya Das Date: Mon, 25 Aug 2025 23:49:12 +0530 Subject: [PATCH v5 5/7] clk: qcom: clk-alpha-pll: Add support for Taycan EKO_T PLL Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250825-glymur-clock-controller-v5-v5-5-01b8c8681bcd@oss.qualcomm.com> References: <20250825-glymur-clock-controller-v5-v5-0-01b8c8681bcd@oss.qualcomm.com> In-Reply-To: <20250825-glymur-clock-controller-v5-v5-0-01b8c8681bcd@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das Cc: Ajit Pandey , Imran Shaik , Jagadeesh Kona , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Taniya Das , Dmitry Baryshkov X-Mailer: b4 0.15-dev-aa3f6 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIzMDAzNCBTYWx0ZWRfX+SnZJk/XB/PR eoRFzucyTgjFN4B04q9E+Ip8b2iRQk1mnh/qStk26IArLpm6PPR5CsKVom4TMJ5JuTYDre2JH0h zjGX4nCUE/NwSY1GnPQP4PXAq2BudVsbfBJ4rjwo3gjmd3XdUd/EpKhxkCF8xWlIkATMbdRx0ZG Ha4OG5MQ7KplNZnoJVSSo1K2V6eoU+pNXl6oWFw+t2qX2TfrOYISa/edUYRp6vzdLRfkriKLc+i jY69QEISsI3PEdlKDWwnA22InUaQxGpJd2G74bxawsl/1q8bQQGjLk4LyBfoaF81l99pjPJAmAU yD+HxqttwLfuLlVmw7/Pcg7U6CDm5k/Uc8REWfnSUgdt7P0x/NsXjbptVe7J7SJPJCZH0g0Z51l U/Yzbzyw X-Proofpoint-GUID: GzU7mZw4gzEoGm5whqUPlXn7hNU_u9mJ X-Authority-Analysis: v=2.4 cv=K+AiHzWI c=1 sm=1 tr=0 ts=68aca948 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=9yNAuCQw4ehsCnPPvT8A:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-ORIG-GUID: GzU7mZw4gzEoGm5whqUPlXn7hNU_u9mJ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-25_08,2025-08-20_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 bulkscore=0 clxscore=1015 adultscore=0 impostorscore=0 priorityscore=1501 phishscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508230034 Add clock operations and register offsets to enable control of the Taycan EKO_T PLL, allowing for proper configuration and management of the PLL. Reviewed-by: Dmitry Baryshkov Signed-off-by: Taniya Das --- drivers/clk/qcom/clk-alpha-pll.h | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/drivers/clk/qcom/clk-alpha-pll.h b/drivers/clk/qcom/clk-alpha-= pll.h index ff41aeab0ab9844cd4e43c9b8e1ba0b50205e48e..0903a05b18ccc68c9f8de5c7405= bb197bf8d3d1d 100644 --- a/drivers/clk/qcom/clk-alpha-pll.h +++ b/drivers/clk/qcom/clk-alpha-pll.h @@ -29,6 +29,7 @@ enum { CLK_ALPHA_PLL_TYPE_LUCID_OLE, CLK_ALPHA_PLL_TYPE_PONGO_ELU, CLK_ALPHA_PLL_TYPE_TAYCAN_ELU, + CLK_ALPHA_PLL_TYPE_TAYCAN_EKO_T =3D CLK_ALPHA_PLL_TYPE_TAYCAN_ELU, CLK_ALPHA_PLL_TYPE_RIVIAN_EVO, CLK_ALPHA_PLL_TYPE_DEFAULT_EVO, CLK_ALPHA_PLL_TYPE_BRAMMO_EVO, @@ -192,14 +193,17 @@ extern const struct clk_ops clk_alpha_pll_zonda_ops; =20 extern const struct clk_ops clk_alpha_pll_lucid_evo_ops; #define clk_alpha_pll_taycan_elu_ops clk_alpha_pll_lucid_evo_ops +#define clk_alpha_pll_taycan_eko_t_ops clk_alpha_pll_lucid_evo_ops extern const struct clk_ops clk_alpha_pll_reset_lucid_evo_ops; #define clk_alpha_pll_reset_lucid_ole_ops clk_alpha_pll_reset_lucid_evo_ops extern const struct clk_ops clk_alpha_pll_fixed_lucid_evo_ops; #define clk_alpha_pll_fixed_lucid_ole_ops clk_alpha_pll_fixed_lucid_evo_ops #define clk_alpha_pll_fixed_taycan_elu_ops clk_alpha_pll_fixed_lucid_evo_o= ps +#define clk_alpha_pll_fixed_taycan_eko_t_ops clk_alpha_pll_fixed_lucid_evo= _ops extern const struct clk_ops clk_alpha_pll_postdiv_lucid_evo_ops; #define clk_alpha_pll_postdiv_lucid_ole_ops clk_alpha_pll_postdiv_lucid_ev= o_ops #define clk_alpha_pll_postdiv_taycan_elu_ops clk_alpha_pll_postdiv_lucid_e= vo_ops +#define clk_alpha_pll_postdiv_taycan_eko_t_ops clk_alpha_pll_postdiv_lucid= _evo_ops =20 extern const struct clk_ops clk_alpha_pll_pongo_elu_ops; extern const struct clk_ops clk_alpha_pll_rivian_evo_ops; @@ -233,6 +237,8 @@ void clk_pongo_elu_pll_configure(struct clk_alpha_pll *= pll, struct regmap *regma const struct alpha_pll_config *config); #define clk_taycan_elu_pll_configure(pll, regmap, config) \ clk_lucid_evo_pll_configure(pll, regmap, config) +#define clk_taycan_eko_t_pll_configure(pll, regmap, config) \ + clk_lucid_evo_pll_configure(pll, regmap, config) =20 void clk_rivian_evo_pll_configure(struct clk_alpha_pll *pll, struct regmap= *regmap, const struct alpha_pll_config *config); --=20 2.34.1