From nobody Fri Oct 3 20:48:36 2025 Received: from mail-qt1-f170.google.com (mail-qt1-f170.google.com [209.85.160.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EF4541C4A0A; Mon, 25 Aug 2025 02:55:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756090548; cv=none; b=bWWLAyasIiX4zsoDl72gcv2NgDHiwlbmyjJPVs5I7vSjxfS6P8bwhU0CmJhv4Bzo8eJrNqZnaE7xvxrRC7mb/8VqXgjLSDkp1Wob6/6Y/g7HhRBxnyx7Fgq9C/BQ92NDcJlNpnj9ykX/ofRhvvWBtJ4FpKeY+Xqcwu0uyISmOuY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756090548; c=relaxed/simple; bh=20mWLZEGgEbpDt41ggUQHBXHpARZ9CqTlFdX4+rxceg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=crx0Ee5/X8hs/aZSOb6iZQNCiRD0xOUaZFrQxD5/i+KjGeqGyIA+f7VKg+TMH94MLsJAKEoet9U092zfUMuE0xEEMcniAxkiDQ40g/4lRy68E5U7Atks5AIxH5TEGjyL6bJq8L4ZFSA5yY1ttNoZ/YzRbF6HvEtaurWIWWRYwgk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=JL7ApEZV; arc=none smtp.client-ip=209.85.160.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="JL7ApEZV" Received: by mail-qt1-f170.google.com with SMTP id d75a77b69052e-4b1099192b0so70426551cf.0; Sun, 24 Aug 2025 19:55:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1756090546; x=1756695346; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=zc0D+AKRBVahZLN09XFTNDxvFlIQ9tA5x14f6DoX6Xs=; b=JL7ApEZVL9OcYQxWz0qox9sZf71dFhK3plxC7hRVbh275uWFJF5DUfe96wSNDUKR+J xmDnmm6V6vDLPmMGeUEyTUC/5FBWI/C08PzWne8O6wLDKUBj6pnZWPpvVK64L1imU8nq HwrNZyVQ/TYWFTi2XS4yCukEzCEsyFl/6cX5+3u/WD5Gdjt4dUMDjSpl9Ahs3P605dyt UAVRGg4g9GhDVJgbp+67jREYvwtHAangCnNU7ACrMwC6GvG2gZRlf77zjAmII+Xf8XU3 V9VC4Y/PlpzFpv9yMi4q52lm7KPJ8zCrsxKznk9b2204Pi6W8CO/Jodp2Ouf/ugG0lxz JWaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756090546; x=1756695346; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=zc0D+AKRBVahZLN09XFTNDxvFlIQ9tA5x14f6DoX6Xs=; b=Mwn1JaWsnBS2EwOJSaBxn+zkeHngzo1nDRv0ZsmJx0lR4qcQRvNR24AHWxenlUMybW HWmtp+G6gDxH19zkLBFvp8mK6jKDqacnoGwbEosOiyzzvj1k8kJKMCVcmBQKaLSnlm0f 2UxQ0Yqx8oBLK+XHZ/VP6ZSOq76ivT/Wa3bGCvZMNAvMvx+JEFSJiL1Az9k35GfI1jsH cRN/MlzexKKFLFR8Elb2k/2bNa0ESa1BG23EGAMqdLnHBWrZji8nTkoe7UJOB7Iw3sOQ DW8CKMzIZpLU0P2a/6/taoaEC84PjKABMLO2KusnLuR5boZ/0o5gzbQEtXbtX8KHoPNR yVXQ== X-Forwarded-Encrypted: i=1; AJvYcCW+cCJfFg3rlqLbU1ztxvfaHaTzi7lE96w1kHugWph5MLG3HU5il6snvMsEL8RUae0U80ab2QDBwXVYprgP@vger.kernel.org, AJvYcCWhtqDhKqGX5rrNMuc9AITNvoeNolVS+beolMu4f5Foi0VRHjVjdwBiDBUwXXjCsBArDtftUAKwfEOx@vger.kernel.org, AJvYcCXoyHGLfKDDBN12TcKw2hevDjVUvs1Q6CZumhrlqQ1tfDzy6zFnbUVfZYDngg5dzhs91iN7eRVgGsID@vger.kernel.org X-Gm-Message-State: AOJu0YwkIF073mdnbdVuT7EN6WMe0/vK7nA7uEn+4UljnOpmOJFgb0Wn zk+P7bT/mUzRXd6kDo/ani6UpUIbyCM+SfitqfwAN/d4ObYCEwDaFP/C X-Gm-Gg: ASbGnctY8Phn5ErVrNzMp1hFKG+MF51yCPhov/ni719YC4Nd/7Uo5/hzaAnrUnd8wn8 oK782vYIllTqB4Dt/ndwhZ2r7O+COKTYETUg3ORCp6qQWf9J5ue9Fo80mB96ku1QhabWN8yV9Fv S6rB20BfVu/kwAxYH1Cv9pxiy6G0tbaB9TuA8KcF269H+24WcV77QfQUnyjTrS1fbK30Ou231B3 LMc4FpatLBP7UlNOtgIJDjLhhqsuXkVhSEMbYRCcEQ+3AgOkJm+7XMXP0fbuOUlpl5DG+GW2VRw iSgnirLUuX2teoMO878jtjM5Jij+k52s0M6vwZH53x/sLTnkKhtCG/56bAnHSYGt7VEE1TX82iy fUYon8P/RHZ2ljjvVVuME42dfxOKi/A== X-Google-Smtp-Source: AGHT+IFWf+0yFKOAjNKcLyByBbWIg5yxPlSf1hO+uUtWIIIIVmxke6gbxyvdbizcCOTEM6m28gQ2yA== X-Received: by 2002:a05:622a:144d:b0:4af:195a:b92e with SMTP id d75a77b69052e-4b2aab49916mr128691271cf.39.1756090545693; Sun, 24 Aug 2025 19:55:45 -0700 (PDT) Received: from [127.0.0.1] ([172.191.151.57]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-4b2b8c61adcsm43970491cf.5.2025.08.24.19.55.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Aug 2025 19:55:45 -0700 (PDT) From: Denzeel Oliva Date: Mon, 25 Aug 2025 02:55:43 +0000 Subject: [PATCH v3 1/4] clk: samsung: exynos990: Fix CMU TOP mux/div widths and add fixed-factors Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250825-cmu-top-v3-1-8838641432dc@gmail.com> References: <20250825-cmu-top-v3-0-8838641432dc@gmail.com> In-Reply-To: <20250825-cmu-top-v3-0-8838641432dc@gmail.com> To: Krzysztof Kozlowski , Sylwester Nawrocki , Chanwoo Choi , Alim Akhtar , Michael Turquette , Stephen Boyd , Rob Herring , Conor Dooley Cc: linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Denzeel Oliva X-Mailer: b4 0.15-dev X-Developer-Signature: v=1; a=ed25519-sha256; t=1756090544; l=6467; i=wachiturroxd150@gmail.com; s=20250825; h=from:subject:message-id; bh=20mWLZEGgEbpDt41ggUQHBXHpARZ9CqTlFdX4+rxceg=; b=9eQUrHFA6JWiUOj54Of+ZRMj8QCvqjd9UJnx8FYg3p3AOXXkhni3E4qcxIyzUy4XPrPm3x2Zg y6ItJ8CskQ1DTmpTiIaeN6nS9qzy743P+DY2EByLJaf+1FfzWVulCey X-Developer-Key: i=wachiturroxd150@gmail.com; a=ed25519; pk=qZrip2idhSTNQABELWG6WKCrg9xOKep//pV9JGKmW5k= Correct mux/div bit widths in CMU TOP (DPU, DSP_BUS, G2D_MSCL, HSI0/1/2). Replace wrong divs with fixed-factor clocks for HSI1/2 PCIe and USBDP debug. Also add OTP rate in ffactor. These align with Exynos990 downstream cmucal and ensure correct parent/rate selection. Signed-off-by: Denzeel Oliva --- drivers/clk/samsung/clk-exynos990.c | 37 +++++++++++++++++++++------------= ---- 1 file changed, 21 insertions(+), 16 deletions(-) diff --git a/drivers/clk/samsung/clk-exynos990.c b/drivers/clk/samsung/clk-= exynos990.c index 8d3f193d2..105ba0363 100644 --- a/drivers/clk/samsung/clk-exynos990.c +++ b/drivers/clk/samsung/clk-exynos990.c @@ -759,11 +759,11 @@ static const struct samsung_mux_clock top_mux_clks[] = __initconst =3D { MUX(CLK_MOUT_CMU_DPU_ALT, "mout_cmu_dpu_alt", mout_cmu_dpu_alt_p, CLK_CON_MUX_MUX_CLKCMU_DPU_ALT, 0, 2), MUX(CLK_MOUT_CMU_DSP_BUS, "mout_cmu_dsp_bus", - mout_cmu_dsp_bus_p, CLK_CON_MUX_MUX_CLKCMU_DSP_BUS, 0, 2), + mout_cmu_dsp_bus_p, CLK_CON_MUX_MUX_CLKCMU_DSP_BUS, 0, 3), MUX(CLK_MOUT_CMU_G2D_G2D, "mout_cmu_g2d_g2d", mout_cmu_g2d_g2d_p, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D, 0, 2), MUX(CLK_MOUT_CMU_G2D_MSCL, "mout_cmu_g2d_mscl", - mout_cmu_g2d_mscl_p, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL, 0, 1), + mout_cmu_g2d_mscl_p, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL, 0, 2), MUX(CLK_MOUT_CMU_HPM, "mout_cmu_hpm", mout_cmu_hpm_p, CLK_CON_MUX_MUX_CLKCMU_HPM, 0, 2), MUX(CLK_MOUT_CMU_HSI0_BUS, "mout_cmu_hsi0_bus", @@ -775,7 +775,7 @@ static const struct samsung_mux_clock top_mux_clks[] __= initconst =3D { 0, 2), MUX(CLK_MOUT_CMU_HSI0_USBDP_DEBUG, "mout_cmu_hsi0_usbdp_debug", mout_cmu_hsi0_usbdp_debug_p, - CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG, 0, 2), + CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG, 0, 1), MUX(CLK_MOUT_CMU_HSI1_BUS, "mout_cmu_hsi1_bus", mout_cmu_hsi1_bus_p, CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS, 0, 3), MUX(CLK_MOUT_CMU_HSI1_MMC_CARD, "mout_cmu_hsi1_mmc_card", @@ -788,7 +788,7 @@ static const struct samsung_mux_clock top_mux_clks[] __= initconst =3D { 0, 2), MUX(CLK_MOUT_CMU_HSI1_UFS_EMBD, "mout_cmu_hsi1_ufs_embd", mout_cmu_hsi1_ufs_embd_p, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD, - 0, 1), + 0, 2), MUX(CLK_MOUT_CMU_HSI2_BUS, "mout_cmu_hsi2_bus", mout_cmu_hsi2_bus_p, CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS, 0, 1), MUX(CLK_MOUT_CMU_HSI2_PCIE, "mout_cmu_hsi2_pcie", @@ -862,7 +862,7 @@ static const struct samsung_div_clock top_div_clks[] __= initconst =3D { CLK_CON_DIV_PLL_SHARED4_DIV4, 0, 1), =20 DIV(CLK_DOUT_CMU_APM_BUS, "dout_cmu_apm_bus", "gout_cmu_apm_bus", - CLK_CON_DIV_CLKCMU_APM_BUS, 0, 3), + CLK_CON_DIV_CLKCMU_APM_BUS, 0, 2), DIV(CLK_DOUT_CMU_AUD_CPU, "dout_cmu_aud_cpu", "gout_cmu_aud_cpu", CLK_CON_DIV_CLKCMU_AUD_CPU, 0, 3), DIV(CLK_DOUT_CMU_BUS0_BUS, "dout_cmu_bus0_bus", "gout_cmu_bus0_bus", @@ -887,9 +887,9 @@ static const struct samsung_div_clock top_div_clks[] __= initconst =3D { CLK_CON_DIV_CLKCMU_CMU_BOOST, 0, 2), DIV(CLK_DOUT_CMU_CORE_BUS, "dout_cmu_core_bus", "gout_cmu_core_bus", CLK_CON_DIV_CLKCMU_CORE_BUS, 0, 4), - DIV(CLK_DOUT_CMU_CPUCL0_DBG_BUS, "dout_cmu_cpucl0_debug", + DIV(CLK_DOUT_CMU_CPUCL0_DBG_BUS, "dout_cmu_cpucl0_dbg_bus", "gout_cmu_cpucl0_dbg_bus", CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS, - 0, 3), + 0, 4), DIV(CLK_DOUT_CMU_CPUCL0_SWITCH, "dout_cmu_cpucl0_switch", "gout_cmu_cpucl0_switch", CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0, 3), DIV(CLK_DOUT_CMU_CPUCL1_SWITCH, "dout_cmu_cpucl1_switch", @@ -924,16 +924,11 @@ static const struct samsung_div_clock top_div_clks[] = __initconst =3D { CLK_CON_DIV_CLKCMU_HSI0_DPGTC, 0, 3), DIV(CLK_DOUT_CMU_HSI0_USB31DRD, "dout_cmu_hsi0_usb31drd", "gout_cmu_hsi0_usb31drd", CLK_CON_DIV_CLKCMU_HSI0_USB31DRD, 0, 4), - DIV(CLK_DOUT_CMU_HSI0_USBDP_DEBUG, "dout_cmu_hsi0_usbdp_debug", - "gout_cmu_hsi0_usbdp_debug", CLK_CON_DIV_CLKCMU_HSI0_USBDP_DEBUG, - 0, 4), DIV(CLK_DOUT_CMU_HSI1_BUS, "dout_cmu_hsi1_bus", "gout_cmu_hsi1_bus", CLK_CON_DIV_CLKCMU_HSI1_BUS, 0, 3), DIV(CLK_DOUT_CMU_HSI1_MMC_CARD, "dout_cmu_hsi1_mmc_card", "gout_cmu_hsi1_mmc_card", CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD, 0, 9), - DIV(CLK_DOUT_CMU_HSI1_PCIE, "dout_cmu_hsi1_pcie", "gout_cmu_hsi1_pcie", - CLK_CON_DIV_CLKCMU_HSI1_PCIE, 0, 7), DIV(CLK_DOUT_CMU_HSI1_UFS_CARD, "dout_cmu_hsi1_ufs_card", "gout_cmu_hsi1_ufs_card", CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD, 0, 3), @@ -942,8 +937,6 @@ static const struct samsung_div_clock top_div_clks[] __= initconst =3D { 0, 3), DIV(CLK_DOUT_CMU_HSI2_BUS, "dout_cmu_hsi2_bus", "gout_cmu_hsi2_bus", CLK_CON_DIV_CLKCMU_HSI2_BUS, 0, 4), - DIV(CLK_DOUT_CMU_HSI2_PCIE, "dout_cmu_hsi2_pcie", "gout_cmu_hsi2_pcie", - CLK_CON_DIV_CLKCMU_HSI2_PCIE, 0, 7), DIV(CLK_DOUT_CMU_IPP_BUS, "dout_cmu_ipp_bus", "gout_cmu_ipp_bus", CLK_CON_DIV_CLKCMU_IPP_BUS, 0, 4), DIV(CLK_DOUT_CMU_ITP_BUS, "dout_cmu_itp_bus", "gout_cmu_itp_bus", @@ -979,8 +972,18 @@ static const struct samsung_div_clock top_div_clks[] _= _initconst =3D { CLK_CON_DIV_CLKCMU_TNR_BUS, 0, 4), DIV(CLK_DOUT_CMU_VRA_BUS, "dout_cmu_vra_bus", "gout_cmu_vra_bus", CLK_CON_DIV_CLKCMU_VRA_BUS, 0, 4), - DIV(CLK_DOUT_CMU_DPU, "dout_cmu_clkcmu_dpu", "gout_cmu_dpu", - CLK_CON_DIV_DIV_CLKCMU_DPU, 0, 4), + DIV(CLK_DOUT_CMU_DPU, "dout_cmu_dpu", "gout_cmu_dpu", + CLK_CON_DIV_DIV_CLKCMU_DPU, 0, 3), +}; + +static const struct samsung_fixed_factor_clock cmu_top_ffactor[] __initcon= st =3D { + FFACTOR(CLK_DOUT_CMU_HSI1_PCIE, "dout_cmu_hsi1_pcie", + "gout_cmu_hsi1_pcie", 1, 8, 0), + FFACTOR(CLK_DOUT_CMU_OTP, "dout_cmu_otp", "oscclk", 1, 8, 0), + FFACTOR(CLK_DOUT_CMU_HSI0_USBDP_DEBUG, "dout_cmu_hsi0_usbdp_debug", + "gout_cmu_hsi0_usbdp_debug", 1, 8, 0), + FFACTOR(CLK_DOUT_CMU_HSI2_PCIE, "dout_cmu_hsi2_pcie", + "gout_cmu_hsi2_pcie", 1, 8, 0), }; =20 static const struct samsung_gate_clock top_gate_clks[] __initconst =3D { @@ -1126,6 +1129,8 @@ static const struct samsung_cmu_info top_cmu_info __i= nitconst =3D { .nr_mux_clks =3D ARRAY_SIZE(top_mux_clks), .div_clks =3D top_div_clks, .nr_div_clks =3D ARRAY_SIZE(top_div_clks), + .fixed_factor_clks =3D cmu_top_ffactor, + .nr_fixed_factor_clks =3D ARRAY_SIZE(cmu_top_ffactor), .gate_clks =3D top_gate_clks, .nr_gate_clks =3D ARRAY_SIZE(top_gate_clks), .nr_clk_ids =3D CLKS_NR_TOP, --=20 2.50.1 From nobody Fri Oct 3 20:48:36 2025 Received: from mail-qt1-f174.google.com (mail-qt1-f174.google.com [209.85.160.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2609A2264C9; Mon, 25 Aug 2025 02:55:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756090549; cv=none; b=jm1jFV3OZCFqo02u1SsSBABv4+28ZZMGB1RlSGRJYmHnN2dlRyfWdYPkYEWyRZJqUTG8Opl/xCJdXni1Y/5CN4MwjnNINRbCHTJHgyIfhsxg0mwNIafduPd1R9ddO92T1kgDDd67MwAv2qIwNcEYK2wxPQsehT2OS5kImwIouCM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756090549; c=relaxed/simple; bh=NIyMpKHBZUuqr5ne5L2t7WiYe4nHYXRCk/VKYE7gmyk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OfavagiFDLMnyw8m4yD4d9mdEnlpn+ltdVuMtksz4wfYSGL3w2rIMH1G7jQsh6pmNAtQ3zA0jyDGBdwO+V9CysykSdltNqLJrxStCn7P71R/JUDsHxRQHkIgx5WGAk7b/wayE/0WjWEaoho+lxdgAy1dnOLtXEfqVjM6UX2mc5M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=WpsZp179; arc=none smtp.client-ip=209.85.160.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="WpsZp179" Received: by mail-qt1-f174.google.com with SMTP id d75a77b69052e-4b109c4af9eso31091281cf.3; Sun, 24 Aug 2025 19:55:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1756090547; x=1756695347; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=pzpj6K/NK0lfU/oddIPqECK+bzvcazxbWbGc3Ogsvo8=; b=WpsZp179PJiOMHo3/ShWvR1HrHQhX2YxpDG+GiU59K0aFRaMtlqzHSITtxlrGEpgLd VmBMgufqy+6d6NdNKp2MpoNFXb6h59KCchKWG6UuGGY3zz55nobxG6FlAmB8/SxQQ+Tm Jb1lA5UhZKCq7PDXR5cnVP5yUJh9OaupMV076M5yxPyhiJ164vOiEnHX8ffBxZtA+YJI FulYJW/U7E7mB42K8jbfGurZxkuZJ5F1XIad1TINjGAaFTmkOEZMiT3IgXGb6KKplflj 0wrumJ9eL8Oh0ZAkjltCX7j9lFo+Z13ssKWB0Rm7EM4yGrQL497dJ4z6hlMKarVLR1ny CsvA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756090547; x=1756695347; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=pzpj6K/NK0lfU/oddIPqECK+bzvcazxbWbGc3Ogsvo8=; b=lm+b8896h20flyuklFotLuZ6aku0Brlj4adWDheCfMnSfuZi0Rv7Qps0swD0BcP0wU zajCLL4Fxvwlgla5Xl83lRVlaFfByDqY7GOdJXkIPgZSe4ndp8tzzk5Yh8tseCdcA+kI KlmQAxnoJDevmIqguk3fuVGkgFZKZFPj5k25A4370X40cBP0vwMNac11LWs4PHwYixEn LNxNGKC/dKHrhYVuYcIqsnnfUUhF/O246UrUIJZ07sVa9xKaQbGFRI8WA/CZA+MLQgCf ejmHWTL1stgtZZTLAVWdxjOWBNLkp/qtcGzEJZvBC6y++L09ZLLaH+PEihetkeVnkbIi d+eA== X-Forwarded-Encrypted: i=1; AJvYcCV9375uTloXuz2S1PwEXmLl3Lhz4sm4qrwAq88FyHJEfBcz/dCsw2ejCKeSYr6U3wKlE8AVxxm9e1dTRsk7@vger.kernel.org, AJvYcCVJiqfLov2Ymy6V9UfES8tauJ7OuPoGns8JlFaIO7XWV6mImUOxUtoUxd/8cWm/mDoGegEjnnTAq8BA@vger.kernel.org, AJvYcCWe+y4BrluZ9nxNFB1VNRgHqCK9XMxzAQbFMgk9tqXWWuLoH69v7lfItFnjtZ8BPbF4U85+p7trQrtQ@vger.kernel.org X-Gm-Message-State: AOJu0Yzuz8Iaj6tqdy5TfUtGjFN1W/j2c08m3u3n4zLoUniFK4WeSOUv iJpyenAxi+dwhOlKrUwEa9ZQ2f44nF+Gb4hWAh6WkIRJhvtRuIXYLu/2mnjmNXmynOM= X-Gm-Gg: ASbGncvvSxOytLeDxUfnsSplhTjLMGfJ3RUcFLzt2dSaWdAFkfTfyLn4SkxWpEzGvyj 05Ypeze7Yy3QSQcVwBnvXAoZk/pzgK1dH2dOVxKJfJdA3iN9+gb6W1yq6c0HRxdHYXg2uQXLpoQ CLv203AycNUywRT0SlwX/Up4jCjfDiBVP6dQDGZZ6+1FraBzk+sMNZjyntLg/itt2x8T2f5GNO7 J5ZrNblyPiKExeQNOiBaah6fWUcL3YdUQXDPOeVKDAxn8AQQAnCDQBRQJiBtfn+BTQ2w6iBRG0A a73wUqD5p9XHOxmAwkHWLSMgg10SCVc3bosi2F7N+4pAw0eoZaQSU6oAA2/rbI4lZ+mA8m2ABzO fCUuRFMH9AoNEt5PON4+gZyCaS7OB2g== X-Google-Smtp-Source: AGHT+IG5/DhycIBodT+LKCjopALmQuIyavcR0PAsa1w3+0elVBg4MOiYitZhsEpotEOdtxeixBtpJA== X-Received: by 2002:ac8:5dc9:0:b0:4b0:6ffc:e0d2 with SMTP id d75a77b69052e-4b2aab20aa6mr116269011cf.44.1756090546683; Sun, 24 Aug 2025 19:55:46 -0700 (PDT) Received: from [127.0.0.1] ([172.191.151.57]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-4b2b8c61adcsm43970491cf.5.2025.08.24.19.55.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Aug 2025 19:55:46 -0700 (PDT) From: Denzeel Oliva Date: Mon, 25 Aug 2025 02:55:44 +0000 Subject: [PATCH v3 2/4] dt-bindings: clock: exynos990: Extend clocks IDs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250825-cmu-top-v3-2-8838641432dc@gmail.com> References: <20250825-cmu-top-v3-0-8838641432dc@gmail.com> In-Reply-To: <20250825-cmu-top-v3-0-8838641432dc@gmail.com> To: Krzysztof Kozlowski , Sylwester Nawrocki , Chanwoo Choi , Alim Akhtar , Michael Turquette , Stephen Boyd , Rob Herring , Conor Dooley Cc: linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Denzeel Oliva X-Mailer: b4 0.15-dev X-Developer-Signature: v=1; a=ed25519-sha256; t=1756090544; l=806; i=wachiturroxd150@gmail.com; s=20250825; h=from:subject:message-id; bh=NIyMpKHBZUuqr5ne5L2t7WiYe4nHYXRCk/VKYE7gmyk=; b=OeO0Da11Q8lGEHcQ6UoFPu50yHKr9VuWTwjnww1KHCg16TAziCL/MI8cEFZ8z6t4XB5kS6E67 N1Te+lEvVrfC6uIi9aMAYQVvxmbiSTLQBsYa3MgZZ1zdAZeoS6u9n7M X-Developer-Key: i=wachiturroxd150@gmail.com; a=ed25519; pk=qZrip2idhSTNQABELWG6WKCrg9xOKep//pV9JGKmW5k= Add missing clock definitions for DPU and CMUREF. Signed-off-by: Denzeel Oliva --- include/dt-bindings/clock/samsung,exynos990.h | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/include/dt-bindings/clock/samsung,exynos990.h b/include/dt-bin= dings/clock/samsung,exynos990.h index 6b9df09d2..11bdecb19 100644 --- a/include/dt-bindings/clock/samsung,exynos990.h +++ b/include/dt-bindings/clock/samsung,exynos990.h @@ -208,6 +208,10 @@ #define CLK_GOUT_CMU_SSP_BUS 197 #define CLK_GOUT_CMU_TNR_BUS 198 #define CLK_GOUT_CMU_VRA_BUS 199 +#define CLK_MOUT_CMU_CMUREF 200 +#define CLK_MOUT_CMU_DPU_BUS 201 +#define CLK_MOUT_CMU_CLK_CMUREF 202 +#define CLK_DOUT_CMU_CMUREF 203 =20 /* CMU_HSI0 */ #define CLK_MOUT_HSI0_BUS_USER 1 --=20 2.50.1 From nobody Fri Oct 3 20:48:36 2025 Received: from mail-qt1-f182.google.com (mail-qt1-f182.google.com [209.85.160.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 70FA923504B; Mon, 25 Aug 2025 02:55:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756090550; cv=none; b=En8G7KyuD8N4uoKCZQr5f8utriwM17OtleNM60Ui395ubaEQdKUMAX9hpBLgH6OTZOe7f63x0ACm/bghoNOEW8O1k7GxTc+gPEqji3XIlccMkI8TFwyu+apAfIjbfVfqX6w1dpTznVUDP9uSVxGHEOSSk7nZVi4Agxa2IsRQ8Js= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756090550; c=relaxed/simple; bh=2df2g9IN7oOC0sfykEjTkphnVetjockwFMLZy2LuxV4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QvniKaFSpNyiNtH46h39Ni9MUoBHdfnFWHhuS+UJ+1yQE3qzcz41gNLja2orCxyE9twcvzH80BHb8DAkk6KLsZvPWyq0ZGkp8w8J7fB42cSUXdjCg39ZkJUOZNBO6X6cb/72Y97AkL3UnS6Fxh7fjmI7i132LgMImUsB/ZZAlHo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NHJ+moBY; arc=none smtp.client-ip=209.85.160.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NHJ+moBY" Received: by mail-qt1-f182.google.com with SMTP id d75a77b69052e-4b113500aebso30553191cf.0; Sun, 24 Aug 2025 19:55:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1756090547; x=1756695347; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=jA+TakLrLswEnKzwE110Y/lnrwYFveR3hSJusF8B4Y8=; b=NHJ+moBYw7TkCRCo32lVV6PaZTzp7ce5AUVEOMZ3OFqc5exLWQeQ/m8tRFrEZK1lTp nKl2srcbYgbMzEqrg+FaPL5hiy5AcB4HSFdwlEFSP1Qwl5D+QbWw12Xy93GUHcwckGbw f8RIrJuhkF9ybOBAvX/1RbB/uu2Qdv081iD8LSt4CHifAc6QpwZwINcnHy8Nne90ezBY rgk8gVISRulTWwepu8KTloOs+ljg1sYJdAAi7eRkiu/NtMRSqP2/0Zg3+OKlqKYqVSbm h17vlKESZZEj7jsWpB3dVMyYFV8b8QwKoVSsVjmB7Bt952Mn7bgw0l/it69BclEQcG1p ffqQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756090547; x=1756695347; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=jA+TakLrLswEnKzwE110Y/lnrwYFveR3hSJusF8B4Y8=; b=FXi9hq/CXY7hmcedDNntex8gCMBtc+uzowGy7wwBxCpN+cUVqc3wID2jbUThkp9+7s VQnQp2lXagym0QD4kHolnmOzCOcLu0GjRio6UMjtkA99eDyZ2JBSrErFILHpFXYidHRl hZS5a6C8IlFbCiJfH+IDaRhxXMak0o0kaNGYrK1semfpNU+j+bQhK1EkRdS5Eb2obcAK NX2qQmxSoachQvgJIVLaA06gWUOp66ypqvAVeR7xQpdGHoZ8sJ6YrfLTiU21587vN82H d0paW7JUCeKBO1fpE1+6jpo90xTmI7vUvnBC0uW4kHcnKZJ6/gwB1HKqhXe1PUztkLFs Fb2g== X-Forwarded-Encrypted: i=1; AJvYcCV/20zoZjAGHj0q7Q1ZYtf2GkfsiAvD872xHqZSINNk8PTGUuVCfn5E+lHl8+PKwmAw4DWqCIwxUs98@vger.kernel.org, AJvYcCVWAJ/xz6r7MU/ZY2whumSUx4sSlF7LTPUQX0MpAsIu/RYAO07n/E6aX/HFLoTu67DUGV42ZBwOR0sh3mH7@vger.kernel.org, AJvYcCXKMuOmBLbVusqL0hD/LVi5lvE1+VNES59L154h52zlC3zgpQOB/zKuE6JbCelpid1lEPYl/Jr+2kXx@vger.kernel.org X-Gm-Message-State: AOJu0YxVqVEQxgP4sdTDHJkP4XmagJ7nNtTYwQqeHwYeEfWIiFD+IQqB gBZgZwmIFNLtUBbyzSWnarcCrTfYyMy71NLiCofq5h53Jrcy9aWmsqb5 X-Gm-Gg: ASbGncv1f5mX97RsKAaldh+IcKmpQS/nc9AEziJYV5c6pb3GOU+2DIBmCPs/mY98RW8 mbE/P1lO9LOCcmZU7h2hxNU9GDrPzcPJ2vX4Rt3QH6Nx32oHHvG7u7YwOwTa7tk9qPjxTFpVEpi FVdxlCDngKSULShOe0mlmNyleS+3AsUbzCI5p9tbD0lvP/O9QCEpJatIUyTdUtx8ZlBhoIQlWq6 fXGzRvNzi43z6OPIOT1U39DQP/4OFUVQqgkjNbpGLt7oITrXXGOzNGphFnqJtqwar84gB5CahYm XGhf2TequHXdWINaow+RicKZCes+MG1Ff5vZb+4aRwWzwKMt4DcQsgzeg6GuBbDqegvjNMbGFE6 EFUSocQWOkYq3wlSKVTXELZE+vV279T76S/XV/4CA X-Google-Smtp-Source: AGHT+IEB8LkkByxeP/0D4VTkMH4oK9VBbuXh8LA9IpI7gs0m3mH8S9zuIgZKyx+m/BIIs1mN7idqkQ== X-Received: by 2002:ac8:5fc2:0:b0:4b2:8ac4:ef5e with SMTP id d75a77b69052e-4b2aab06886mr107045661cf.65.1756090547250; Sun, 24 Aug 2025 19:55:47 -0700 (PDT) Received: from [127.0.0.1] ([172.191.151.57]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-4b2b8c61adcsm43970491cf.5.2025.08.24.19.55.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Aug 2025 19:55:47 -0700 (PDT) From: Denzeel Oliva Date: Mon, 25 Aug 2025 02:55:45 +0000 Subject: [PATCH v3 3/4] clk: samsung: exynos990: update CLK_NR_TOP for new IDs clocks Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250825-cmu-top-v3-3-8838641432dc@gmail.com> References: <20250825-cmu-top-v3-0-8838641432dc@gmail.com> In-Reply-To: <20250825-cmu-top-v3-0-8838641432dc@gmail.com> To: Krzysztof Kozlowski , Sylwester Nawrocki , Chanwoo Choi , Alim Akhtar , Michael Turquette , Stephen Boyd , Rob Herring , Conor Dooley Cc: linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Denzeel Oliva X-Mailer: b4 0.15-dev X-Developer-Signature: v=1; a=ed25519-sha256; t=1756090544; l=795; i=wachiturroxd150@gmail.com; s=20250825; h=from:subject:message-id; bh=2df2g9IN7oOC0sfykEjTkphnVetjockwFMLZy2LuxV4=; b=A/yVUUiKRVePKRaqXd47r5mm5InUjJcPlyuKZkCSUCkmKBB+9bujb4/eGiMGtpAzfM0nWZ6Ts ga2ux8v2jrpBIdllASi2JEYnDzBb7vl1f/5qwbKFRQmYdec4bdzpisJ X-Developer-Key: i=wachiturroxd150@gmail.com; a=ed25519; pk=qZrip2idhSTNQABELWG6WKCrg9xOKep//pV9JGKmW5k= The new clock IDs have been added and put last, it is necessary to change. Signed-off-by: Denzeel Oliva --- drivers/clk/samsung/clk-exynos990.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/clk/samsung/clk-exynos990.c b/drivers/clk/samsung/clk-= exynos990.c index 105ba0363..59b05ea55 100644 --- a/drivers/clk/samsung/clk-exynos990.c +++ b/drivers/clk/samsung/clk-exynos990.c @@ -17,7 +17,7 @@ #include "clk-pll.h" =20 /* NOTE: Must be equal to the last clock ID increased by one */ -#define CLKS_NR_TOP (CLK_GOUT_CMU_VRA_BUS + 1) +#define CLKS_NR_TOP (CLK_DOUT_CMU_CMUREF + 1) #define CLKS_NR_HSI0 (CLK_GOUT_HSI0_XIU_D_HSI0_ACLK + 1) #define CLKS_NR_PERIS (CLK_GOUT_PERIS_OTP_CON_TOP_OSCCLK + 1) =20 --=20 2.50.1 From nobody Fri Oct 3 20:48:36 2025 Received: from mail-qt1-f170.google.com (mail-qt1-f170.google.com [209.85.160.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 263ED230D0F; Mon, 25 Aug 2025 02:55:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756090551; cv=none; b=iwQLl+HcFSDBgO2pO1ASg3Owx2xja4/wszmTDFaOuvWACPQfS1F3ZXK7Nd0MZDS1vglHl9s6l3P7rRS8UMxTaQre3lHRpk1ILdD/MQyWDzRkCvfis+WOmcucFu5WSve7eSOpfFS115h5LPRdPe7flEqZpVXZTgb+RUpxy4g9Vi0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756090551; c=relaxed/simple; bh=WFncasnVl4c9X1Gr26kTZOOG/41f6AQgcFmAGnTMK1Q=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JMWS0G0S3gIZAf3pexA93+lKX+MVIK0JcOdYLB1me1IQG8HWYmvtwRPKiLvorhIYWNILMtTxtYpSuq8EfFmwNBpwWXIgtz/7nhAvNJO7rB9uQJ/UqdA1kpPeVMU+caBtVvo1eg40jESGibpYjBguMxtOHtewdNgU6rQKhmoqG1k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=B5f+c9cq; arc=none smtp.client-ip=209.85.160.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="B5f+c9cq" Received: by mail-qt1-f170.google.com with SMTP id d75a77b69052e-4b134f1c451so57372061cf.1; Sun, 24 Aug 2025 19:55:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1756090548; x=1756695348; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=CCe5L0csbysWCAQAXGClB5ZlpD9pY8zUZkyz6n8jnUY=; b=B5f+c9cq9HMfd2DBL2K4Bsste3De031koUMzeCxeif3SvSW2phm2+gEE1DLCatiknf U4C5CC5bM1pLKSsmNCrz+y3Xux/x1lHcxcymLavZQVI9b+LAqY3ZE6003amAn/OPHCkt EPjy4xV7kqBnPtCKzxgbipk9J0YO8W5V0bvkyFEIlDAQy7dK2F48Xkh3wXBv60iVbvgF 37VO1bj4z1nwW3USjJ20LMWpvrub12uwxt9BoJSGTXUyQpAxkuPZSSUi/badbzkw1amq CBPzvxcBryIKOQgtTx5TCCIDzdvlrFbcZlMD/SppzqZGOp2Yy8a5dyZspnVI6SeMIDLE tDaw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756090548; x=1756695348; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CCe5L0csbysWCAQAXGClB5ZlpD9pY8zUZkyz6n8jnUY=; b=BZmTiDQ9P7knG0p6AYeCjWh3DZjhYbokhdY6YyvqFM2tD9EVYE2QSOcC8UNgXqfo64 AJ+q0uKGqnkSjXXHZ51GEo9KvyWF7XOgrFcOLsXgKzDY9MGwtvJsQfYdqxxi0Qa573/X X0OrpI5obqp1dDsVCKeD/AfurcyJuzUjwZrVlvg/8CIgntyEQCfX2tP8khEprzmElhzz 5nEU0BcSmT+6N6x8pLYEYr8FylxLO/az+2Uy9TKaHwO51oalkEpb16Zxic+w0XQbJwU+ 9Fy+KvNOsJ89RhLnnVJeZ2V3qS+FsxSLWgLsYz3ctoNLMNZy2iGr/qXT0xZeUjUXu5kn bqkg== X-Forwarded-Encrypted: i=1; AJvYcCUYzz3AZ9rcrrOCjDIGmreJHDJqnbDmOblgsd94qbTyaTZNYD9Ij9t/Zo75zKvQmh8lEmI0JwMJW1ND@vger.kernel.org, AJvYcCVzz1w7m5b8AF5zz66yl9ie6j5Cjey0T+/0iudzYV6xSVsER4lTD5KmrpB0sxsTPwGMKJ2YLL8FEqBZ@vger.kernel.org, AJvYcCXuNNtxSsrujYH6qXMJvbp67+AW+KA6Qm1XBX6gWVivLFgCN8syjPDPspKZwDU05LwosLqqtqvZoUPtDShe@vger.kernel.org X-Gm-Message-State: AOJu0YwpG94uQnSpU7D8CmRHSediML8LDSDobNFZR3CgWR5piIw0f6lF X83gfPApxzbYKDwCPR/g5GTxjNcES7Ty3EojvFjFmAmW6/AWFyvgwT0C X-Gm-Gg: ASbGncsU1QjF6ijADKB/J2YzrBsjk+zcHJ4VpcH0YdjxYrvQ5CBsWaTpgKPBCFKodoT OFXAwXtVNazAB72eOFp5VBuMGw05yhpr/R/oVsXxm80XzIrPqVGxqYMZBZsbMogZ/TT8Jwfrx+k T83WoUkCuZOHwiQFiLGghLxj778zIyFYg00n+TG4Aob7OjxGDYjNcOt4cgw8QwK7qoH26/LqZ/a FEe9aSH/mFIyr1cQZF1glLVabKH9cvgkOWGC0MW5mfltm68U+gIHZrgEAIyJlPrzIJ84YQq8lAC X55dJW1NjHjIPV08bV5Pv+9A0bbCMLnA9V4o9CofZEvfLLhJ8d4ao1wF9ato6pqRMVCkqUgS+N7 iIdP/60tYzTEX8PAJb1e0g+54nTkAtw== X-Google-Smtp-Source: AGHT+IHgUZ9+Jx3/fy4Dl0nJjG319S4p/fQ+Si7LSCfcEkeSLWjn+z71kEZ/k9GyFMLhulYyDv0T7g== X-Received: by 2002:ac8:5992:0:b0:4b2:8ac5:27c5 with SMTP id d75a77b69052e-4b2aab52f84mr111438831cf.80.1756090547883; Sun, 24 Aug 2025 19:55:47 -0700 (PDT) Received: from [127.0.0.1] ([172.191.151.57]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-4b2b8c61adcsm43970491cf.5.2025.08.24.19.55.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Aug 2025 19:55:47 -0700 (PDT) From: Denzeel Oliva Date: Mon, 25 Aug 2025 02:55:46 +0000 Subject: [PATCH v3 4/4] clk: samsung: exynos990: Fix PLL mux regs, add DPU/CMUREF Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250825-cmu-top-v3-4-8838641432dc@gmail.com> References: <20250825-cmu-top-v3-0-8838641432dc@gmail.com> In-Reply-To: <20250825-cmu-top-v3-0-8838641432dc@gmail.com> To: Krzysztof Kozlowski , Sylwester Nawrocki , Chanwoo Choi , Alim Akhtar , Michael Turquette , Stephen Boyd , Rob Herring , Conor Dooley Cc: linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Denzeel Oliva X-Mailer: b4 0.15-dev X-Developer-Signature: v=1; a=ed25519-sha256; t=1756090544; l=10122; i=wachiturroxd150@gmail.com; s=20250825; h=from:subject:message-id; bh=WFncasnVl4c9X1Gr26kTZOOG/41f6AQgcFmAGnTMK1Q=; b=FT6mepiwgP1FOw/ojGNuM3AGv/aJwejE//K73Nl21KtOkxB0DscG/Zb6AFVy0H53O9WVtvQmI Z2YTGD2k2BkCWiBl4qgdCAmnYnpSlVdcbw08DY+auR7LaBSAJpbjFOX X-Developer-Key: i=wachiturroxd150@gmail.com; a=ed25519; pk=qZrip2idhSTNQABELWG6WKCrg9xOKep//pV9JGKmW5k= Switch PLL muxes to PLL_CON0 to correct parent selection and clock rates. Add DPU_BUS and CMUREF mux/div and their register hooks and parents. Signed-off-by: Denzeel Oliva --- drivers/clk/samsung/clk-exynos990.c | 97 ++++++++++++++++++++++++---------= ---- 1 file changed, 63 insertions(+), 34 deletions(-) diff --git a/drivers/clk/samsung/clk-exynos990.c b/drivers/clk/samsung/clk-= exynos990.c index 59b05ea55..d4d932c48 100644 --- a/drivers/clk/samsung/clk-exynos990.c +++ b/drivers/clk/samsung/clk-exynos990.c @@ -45,6 +45,7 @@ #define PLL_CON3_PLL_SHARED3 0x024c #define PLL_CON0_PLL_SHARED4 0x0280 #define PLL_CON3_PLL_SHARED4 0x028c +#define CLK_CON_MUX_CLKCMU_DPU_BUS 0x1000 #define CLK_CON_MUX_MUX_CLKCMU_APM_BUS 0x1004 #define CLK_CON_MUX_MUX_CLKCMU_AUD_CPU 0x1008 #define CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS 0x100c @@ -103,6 +104,8 @@ #define CLK_CON_MUX_MUX_CLKCMU_SSP_BUS 0x10e0 #define CLK_CON_MUX_MUX_CLKCMU_TNR_BUS 0x10e4 #define CLK_CON_MUX_MUX_CLKCMU_VRA_BUS 0x10e8 +#define CLK_CON_MUX_MUX_CLK_CMU_CMUREF 0x10f0 +#define CLK_CON_MUX_MUX_CMU_CMUREF 0x10f4 #define CLK_CON_DIV_CLKCMU_APM_BUS 0x1800 #define CLK_CON_DIV_CLKCMU_AUD_CPU 0x1804 #define CLK_CON_DIV_CLKCMU_BUS0_BUS 0x1808 @@ -162,6 +165,7 @@ #define CLK_CON_DIV_CLKCMU_VRA_BUS 0x18e0 #define CLK_CON_DIV_DIV_CLKCMU_DPU 0x18e8 #define CLK_CON_DIV_DIV_CLKCMU_DPU_ALT 0x18ec +#define CLK_CON_DIV_DIV_CLK_CMU_CMUREF 0x18f0 #define CLK_CON_DIV_PLL_SHARED0_DIV2 0x18f4 #define CLK_CON_DIV_PLL_SHARED0_DIV3 0x18f8 #define CLK_CON_DIV_PLL_SHARED0_DIV4 0x18fc @@ -239,13 +243,21 @@ static const unsigned long top_clk_regs[] __initconst= =3D { PLL_LOCKTIME_PLL_SHARED2, PLL_LOCKTIME_PLL_SHARED3, PLL_LOCKTIME_PLL_SHARED4, + PLL_CON0_PLL_G3D, PLL_CON3_PLL_G3D, + PLL_CON0_PLL_MMC, PLL_CON3_PLL_MMC, + PLL_CON0_PLL_SHARED0, PLL_CON3_PLL_SHARED0, + PLL_CON0_PLL_SHARED1, PLL_CON3_PLL_SHARED1, + PLL_CON0_PLL_SHARED2, PLL_CON3_PLL_SHARED2, + PLL_CON0_PLL_SHARED3, PLL_CON3_PLL_SHARED3, + PLL_CON0_PLL_SHARED4, PLL_CON3_PLL_SHARED4, + CLK_CON_MUX_CLKCMU_DPU_BUS, CLK_CON_MUX_MUX_CLKCMU_APM_BUS, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU, CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS, @@ -304,6 +316,8 @@ static const unsigned long top_clk_regs[] __initconst = =3D { CLK_CON_MUX_MUX_CLKCMU_SSP_BUS, CLK_CON_MUX_MUX_CLKCMU_TNR_BUS, CLK_CON_MUX_MUX_CLKCMU_VRA_BUS, + CLK_CON_MUX_MUX_CLK_CMU_CMUREF, + CLK_CON_MUX_MUX_CMU_CMUREF, CLK_CON_DIV_CLKCMU_APM_BUS, CLK_CON_DIV_CLKCMU_AUD_CPU, CLK_CON_DIV_CLKCMU_BUS0_BUS, @@ -363,6 +377,7 @@ static const unsigned long top_clk_regs[] __initconst = =3D { CLK_CON_DIV_CLKCMU_VRA_BUS, CLK_CON_DIV_DIV_CLKCMU_DPU, CLK_CON_DIV_DIV_CLKCMU_DPU_ALT, + CLK_CON_DIV_DIV_CLK_CMU_CMUREF, CLK_CON_DIV_PLL_SHARED0_DIV2, CLK_CON_DIV_PLL_SHARED0_DIV3, CLK_CON_DIV_PLL_SHARED0_DIV4, @@ -458,6 +473,8 @@ PNAME(mout_pll_shared3_p) =3D { "oscclk", "fout_shared= 3_pll" }; PNAME(mout_pll_shared4_p) =3D { "oscclk", "fout_shared4_pll" }; PNAME(mout_pll_mmc_p) =3D { "oscclk", "fout_mmc_pll" }; PNAME(mout_pll_g3d_p) =3D { "oscclk", "fout_g3d_pll" }; +PNAME(mout_cmu_dpu_bus_p) =3D { "dout_cmu_dpu", + "dout_cmu_dpu_alt" }; PNAME(mout_cmu_apm_bus_p) =3D { "dout_cmu_shared0_div2", "dout_cmu_shared2_div2" }; PNAME(mout_cmu_aud_cpu_p) =3D { "dout_cmu_shared0_div2", @@ -507,7 +524,7 @@ PNAME(mout_cmu_cpucl0_switch_p) =3D { "fout_shared4_pl= l", "dout_cmu_shared0_div2", "fout_shared2_pll", "dout_cmu_shared0_div4" }; -PNAME(mout_cmu_cpucl1_switch_p) =3D { "fout_shared4_pll", +PNAME(mout_cmu_cpucl1_switch_p) =3D { "fout_shared4_pll", "dout_cmu_shared0_div2", "fout_shared2_pll", "dout_cmu_shared0_div4" }; @@ -577,7 +594,7 @@ PNAME(mout_cmu_hsi1_bus_p) =3D { "dout_cmu_shared0_div= 3", "dout_cmu_shared4_div3", "dout_cmu_shared2_div2", "fout_mmc_pll", "oscclk", "oscclk" }; -PNAME(mout_cmu_hsi1_mmc_card_p) =3D { "oscclk", "fout_shared2_pll", +PNAME(mout_cmu_hsi1_mmc_card_p) =3D { "oscclk", "fout_shared2_pll", "fout_mmc_pll", "dout_cmu_shared0_div4" }; PNAME(mout_cmu_hsi1_pcie_p) =3D { "oscclk", "fout_shared2_pll" }; @@ -672,6 +689,12 @@ PNAME(mout_cmu_vra_bus_p) =3D { "dout_cmu_shared0_div= 3", "dout_cmu_shared4_div2", "dout_cmu_shared0_div4", "dout_cmu_shared4_div3" }; +PNAME(mout_cmu_cmuref_p) =3D { "oscclk", + "dout_cmu_clk_cmuref" }; +PNAME(mout_cmu_clk_cmuref_p) =3D { "dout_cmu_shared0_div4", + "dout_cmu_shared1_div4", + "dout_cmu_shared2_div2", + "oscclk" }; =20 /* * Register name to clock name mangling strategy used in this file @@ -689,19 +712,21 @@ PNAME(mout_cmu_vra_bus_p) =3D { "dout_cmu_shared0_di= v3", =20 static const struct samsung_mux_clock top_mux_clks[] __initconst =3D { MUX(CLK_MOUT_PLL_SHARED0, "mout_pll_shared0", mout_pll_shared0_p, - PLL_CON3_PLL_SHARED0, 4, 1), + PLL_CON0_PLL_SHARED0, 4, 1), MUX(CLK_MOUT_PLL_SHARED1, "mout_pll_shared1", mout_pll_shared1_p, - PLL_CON3_PLL_SHARED1, 4, 1), + PLL_CON0_PLL_SHARED1, 4, 1), MUX(CLK_MOUT_PLL_SHARED2, "mout_pll_shared2", mout_pll_shared2_p, - PLL_CON3_PLL_SHARED2, 4, 1), + PLL_CON0_PLL_SHARED2, 4, 1), MUX(CLK_MOUT_PLL_SHARED3, "mout_pll_shared3", mout_pll_shared3_p, - PLL_CON3_PLL_SHARED3, 4, 1), + PLL_CON0_PLL_SHARED3, 4, 1), MUX(CLK_MOUT_PLL_SHARED4, "mout_pll_shared4", mout_pll_shared4_p, PLL_CON0_PLL_SHARED4, 4, 1), MUX(CLK_MOUT_PLL_MMC, "mout_pll_mmc", mout_pll_mmc_p, PLL_CON0_PLL_MMC, 4, 1), MUX(CLK_MOUT_PLL_G3D, "mout_pll_g3d", mout_pll_g3d_p, PLL_CON0_PLL_G3D, 4, 1), + MUX(CLK_MOUT_CMU_DPU_BUS, "mout_cmu_dpu_bus", + mout_cmu_dpu_bus_p, CLK_CON_MUX_CLKCMU_DPU_BUS, 0, 1), MUX(CLK_MOUT_CMU_APM_BUS, "mout_cmu_apm_bus", mout_cmu_apm_bus_p, CLK_CON_MUX_MUX_CLKCMU_APM_BUS, 0, 1), MUX(CLK_MOUT_CMU_AUD_CPU, "mout_cmu_aud_cpu", @@ -830,37 +855,13 @@ static const struct samsung_mux_clock top_mux_clks[] = __initconst =3D { mout_cmu_tnr_bus_p, CLK_CON_MUX_MUX_CLKCMU_TNR_BUS, 0, 3), MUX(CLK_MOUT_CMU_VRA_BUS, "mout_cmu_vra_bus", mout_cmu_vra_bus_p, CLK_CON_MUX_MUX_CLKCMU_VRA_BUS, 0, 2), + MUX(CLK_MOUT_CMU_CMUREF, "mout_cmu_cmuref", + mout_cmu_cmuref_p, CLK_CON_MUX_MUX_CMU_CMUREF, 0, 1), + MUX(CLK_MOUT_CMU_CLK_CMUREF, "mout_cmu_clk_cmuref", + mout_cmu_clk_cmuref_p, CLK_CON_MUX_MUX_CLK_CMU_CMUREF, 0, 2), }; =20 static const struct samsung_div_clock top_div_clks[] __initconst =3D { - /* SHARED0 region*/ - DIV(CLK_DOUT_CMU_SHARED0_DIV2, "dout_cmu_shared0_div2", "mout_pll_shared0= ", - CLK_CON_DIV_PLL_SHARED0_DIV2, 0, 1), - DIV(CLK_DOUT_CMU_SHARED0_DIV3, "dout_cmu_shared0_div3", "mout_pll_shared0= ", - CLK_CON_DIV_PLL_SHARED0_DIV3, 0, 2), - DIV(CLK_DOUT_CMU_SHARED0_DIV4, "dout_cmu_shared0_div4", "dout_cmu_shared0= _div2", - CLK_CON_DIV_PLL_SHARED0_DIV4, 0, 1), - - /* SHARED1 region*/ - DIV(CLK_DOUT_CMU_SHARED1_DIV2, "dout_cmu_shared1_div2", "mout_pll_shared1= ", - CLK_CON_DIV_PLL_SHARED1_DIV2, 0, 1), - DIV(CLK_DOUT_CMU_SHARED1_DIV3, "dout_cmu_shared1_div3", "mout_pll_shared1= ", - CLK_CON_DIV_PLL_SHARED1_DIV3, 0, 2), - DIV(CLK_DOUT_CMU_SHARED1_DIV4, "dout_cmu_shared1_div4", "dout_cmu_shared1= _div2", - CLK_CON_DIV_PLL_SHARED1_DIV4, 0, 1), - - /* SHARED2 region */ - DIV(CLK_DOUT_CMU_SHARED2_DIV2, "dout_cmu_shared2_div2", "mout_pll_shared2= ", - CLK_CON_DIV_PLL_SHARED2_DIV2, 0, 1), - - /* SHARED4 region*/ - DIV(CLK_DOUT_CMU_SHARED4_DIV2, "dout_cmu_shared4_div2", "mout_pll_shared4= ", - CLK_CON_DIV_PLL_SHARED4_DIV2, 0, 1), - DIV(CLK_DOUT_CMU_SHARED4_DIV3, "dout_cmu_shared4_div3", "mout_pll_shared4= ", - CLK_CON_DIV_PLL_SHARED4_DIV3, 0, 2), - DIV(CLK_DOUT_CMU_SHARED4_DIV4, "dout_cmu_shared4_div4", "mout_pll_shared4= ", - CLK_CON_DIV_PLL_SHARED4_DIV4, 0, 1), - DIV(CLK_DOUT_CMU_APM_BUS, "dout_cmu_apm_bus", "gout_cmu_apm_bus", CLK_CON_DIV_CLKCMU_APM_BUS, 0, 2), DIV(CLK_DOUT_CMU_AUD_CPU, "dout_cmu_aud_cpu", "gout_cmu_aud_cpu", @@ -974,6 +975,34 @@ static const struct samsung_div_clock top_div_clks[] _= _initconst =3D { CLK_CON_DIV_CLKCMU_VRA_BUS, 0, 4), DIV(CLK_DOUT_CMU_DPU, "dout_cmu_dpu", "gout_cmu_dpu", CLK_CON_DIV_DIV_CLKCMU_DPU, 0, 3), + DIV(CLK_DOUT_CMU_DPU_ALT, "dout_cmu_dpu_alt", "gout_cmu_dpu_bus", + CLK_CON_DIV_DIV_CLKCMU_DPU_ALT, 0, 4), + DIV(CLK_DOUT_CMU_CLK_CMUREF, "dout_cmu_clk_cmuref", "mout_cmu_clk_cmuref", + CLK_CON_DIV_DIV_CLK_CMU_CMUREF, 0, 2), + /* SHARED0 region*/ + DIV(CLK_DOUT_CMU_SHARED0_DIV2, "dout_cmu_shared0_div2", "mout_pll_shared0= ", + CLK_CON_DIV_PLL_SHARED0_DIV2, 0, 1), + DIV(CLK_DOUT_CMU_SHARED0_DIV3, "dout_cmu_shared0_div3", "mout_pll_shared0= ", + CLK_CON_DIV_PLL_SHARED0_DIV3, 0, 2), + DIV(CLK_DOUT_CMU_SHARED0_DIV4, "dout_cmu_shared0_div4", "dout_cmu_shared0= _div2", + CLK_CON_DIV_PLL_SHARED0_DIV4, 0, 1), + /* SHARED1 region*/ + DIV(CLK_DOUT_CMU_SHARED1_DIV2, "dout_cmu_shared1_div2", "mout_pll_shared1= ", + CLK_CON_DIV_PLL_SHARED1_DIV2, 0, 1), + DIV(CLK_DOUT_CMU_SHARED1_DIV3, "dout_cmu_shared1_div3", "mout_pll_shared1= ", + CLK_CON_DIV_PLL_SHARED1_DIV3, 0, 2), + DIV(CLK_DOUT_CMU_SHARED1_DIV4, "dout_cmu_shared1_div4", "dout_cmu_shared1= _div2", + CLK_CON_DIV_PLL_SHARED1_DIV4, 0, 1), + /* SHARED2 region */ + DIV(CLK_DOUT_CMU_SHARED2_DIV2, "dout_cmu_shared2_div2", "mout_pll_shared2= ", + CLK_CON_DIV_PLL_SHARED2_DIV2, 0, 1), + /* SHARED4 region*/ + DIV(CLK_DOUT_CMU_SHARED4_DIV2, "dout_cmu_shared4_div2", "mout_pll_shared4= ", + CLK_CON_DIV_PLL_SHARED4_DIV2, 0, 1), + DIV(CLK_DOUT_CMU_SHARED4_DIV3, "dout_cmu_shared4_div3", "mout_pll_shared4= ", + CLK_CON_DIV_PLL_SHARED4_DIV3, 0, 2), + DIV(CLK_DOUT_CMU_SHARED4_DIV4, "dout_cmu_shared4_div4", "dout_cmu_shared4= _div2", + CLK_CON_DIV_PLL_SHARED4_DIV4, 0, 1), }; =20 static const struct samsung_fixed_factor_clock cmu_top_ffactor[] __initcon= st =3D { --=20 2.50.1