From nobody Sat Oct 4 01:41:03 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CFF162E9EBE for ; Fri, 22 Aug 2025 07:27:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755847631; cv=none; b=p0OwWKHsN3RZ0HTO95A7ZO4yQQhbcfwe6aJDFh/E9g6NNSJBjHPjuK9enEctESMBUBqlOu5jcCPBc4k9OwClxKjsoVyRxtfozQMHv0o45kRZltuLJM4PlVAIwssLdxQgpwZV9R2eQFMK1T54Fq+nTYDwLdu4yL++SjPmxoqT9tU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755847631; c=relaxed/simple; bh=CLvam64GpjkvK9z9EBex7fnXV+Xe1Yh5pbFJp8bR21M=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=DNAhoWTwHoCekAIvr9y1gS8F0MwnrY9dMaBU/0febwrQm/Q89oieV94KCmEoQUz7v7D6N2VKQ4CmNhqtAdAc9OxkwGWo9G//1NnUIZzieruwpyJh0E+IedngzpJ6SgNyBY1h1XGnALhYhOUyFXFTlTnHy0fkFOQYJ6Jod2UDCdU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VrxRkAjY; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VrxRkAjY" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57M6uP3h032136 for ; Fri, 22 Aug 2025 07:27:09 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=CgYC/weqOyG d9M8cE9Fo8jaIsPKmSKrevJQt6OIFqZ8=; b=VrxRkAjYRFYtY1uJpVxGFOCV4i3 Nf6fA4M3nksP5zGbPWmdbOLJ2Kj0EpKReni8pCtQCVnvyKxOj0OwBf3Paqw/6ovm XykPBouT9fRPG6nMwYgxFWdP9UhngEyVN/A6jbX7ltVZlruMGpLl+qlhi4rm5RZg U7/EYU9qmTPCSi0RNsRMD+Vh7ECVd5KcbfQjmS15uNW07d7SyBHLJQ0hg5LXHpRK AmlVSDjMGcv7vJ1CR7TqZHFYVv8DDoaP6A6Bb2Gbefyg5JxDRpu45bIYOVrXdSqG 9Bv9Y950SzIhVuMf1ZEA/Ttc7emwUnmaWtyWYEBgfP7hhRDqmw61nwhg/Kw== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48n52988cy-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 22 Aug 2025 07:27:08 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-324e41e946eso3540898a91.0 for ; Fri, 22 Aug 2025 00:27:08 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755847628; x=1756452428; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CgYC/weqOyGd9M8cE9Fo8jaIsPKmSKrevJQt6OIFqZ8=; b=HhloYhDTl4VAHbCRMZRw5BT4kieJaXkjUHXvueIA2vsWMVihqFGPimGv8T088VCS/9 I902LPIoKw31mWy0B+Ti98G3EBaKGSE1SsvSSTwOxRRrHGRYV0m9nWorBeYmQRsL8of3 xejfBNsIEXUWxWsm1TU+faC3Xt3M6nFaE3mTSVJ5G+HDovVIwzl4JtPpV7GIWftWOWP/ +fwEZcwq7Z76khsj1tiEje1Yd55ZMJblAsap8aw6uZZK30INwxbRU66wSx7t2gdds8qU U0AZ5C3Bq3VOUmL+NaWhlORBtVG0uy8JSPFgwotYbKlKszxfC1sD1RzR8pdq28xAK3o1 XnQw== X-Forwarded-Encrypted: i=1; AJvYcCUMug/NQKmwfq/0qfvlgQAlX66IL+rtzh8b1Z018J9zJ6Gu/aaLXAMvl160QBZOZ5nXQE9d9pYpXyuiYec=@vger.kernel.org X-Gm-Message-State: AOJu0YwFiwITdggQiM5In0zcedfi6m0n2ZKzZLvpQaz/zFI+CD4a1zx5 sSiEN0ChDOHfcPBSfKjB6IcRjMIixvTRc92VPUEBWKU4FWSrUmZvQwOnuN6JDO4eUfpd+1wlQyM Ng0bDB1Ho2GYg8BvJPQq0JPhCdpzAkl2N/ufdUwuSmlO3R5VYEl5b6VzdnusmtDo5m3s= X-Gm-Gg: ASbGncuQnSj03957KzPj9XYbqKkdOiCukskADLwEPCAI5/+4vAbhmB/IRvLUwxZnOzg 1USNjnWhaL8rMM1/dHz6VRz6NvPmTXAaQ7SJ2yrc8xOls7ouuL6WFI5DMLAg8I/UFeoOK9hzSST RVPhKUYG8CodLYi1biR7eng4GCDETXlT1ZXdW8gR06ar1bXggg6WLqEFMrhGocP/gW4H5k9bINA l48CBb/W4+QjNpIi+qVZorO6cwLK4NEhWYY0/sRu9nhqTB4OEdFU5b2PCZxtN6AisoRa6WMeOXW PyiQj6BtO+XOinml1axHwSKA80/bD1AFYzlNGH8AVsuCvhUyXy3l9GLgttb6hYY+wGIKz9eAe6m X X-Received: by 2002:a17:90b:3b8d:b0:321:c4f9:e5b5 with SMTP id 98e67ed59e1d1-32515eda512mr2721227a91.28.1755847627848; Fri, 22 Aug 2025 00:27:07 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFPXSm6bqwkB+lq/+CeeHKNmwDCs1TpmePhgenu74kzGX2ngcV6qC7lpHpf4+TyFgCMwrYB2w== X-Received: by 2002:a17:90b:3b8d:b0:321:c4f9:e5b5 with SMTP id 98e67ed59e1d1-32515eda512mr2721181a91.28.1755847627235; Fri, 22 Aug 2025 00:27:07 -0700 (PDT) Received: from hu-vdadhani-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b4763fe3047sm6416367a12.17.2025.08.22.00.27.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 Aug 2025 00:27:06 -0700 (PDT) From: Viken Dadhaniya To: andi.shyti@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, gregkh@linuxfoundation.org, jirislaby@kernel.org, andersson@kernel.org, konradybcio@kernel.org, broonie@kernel.org, johan+linaro@kernel.org, dianders@chromium.org, agross@kernel.org, linux-arm-msm@vger.kernel.org, linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, linux-spi@vger.kernel.org Cc: mukesh.savaliya@oss.qualcomm.com, Viken Dadhaniya , Krzysztof Kozlowski Subject: [PATCH v6 1/6] dt-bindings: qcom: se-common: Add QUP Peripheral-specific properties for I2C, SPI, and SERIAL bus Date: Fri, 22 Aug 2025 12:56:46 +0530 Message-Id: <20250822072651.510027-2-viken.dadhaniya@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250822072651.510027-1-viken.dadhaniya@oss.qualcomm.com> References: <20250822072651.510027-1-viken.dadhaniya@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: 2-FS947LW9HZ1vWWTXLNAXlzarC3GtkH X-Proofpoint-ORIG-GUID: 2-FS947LW9HZ1vWWTXLNAXlzarC3GtkH X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIwMDAxMyBTYWx0ZWRfX84XbVtkkIY/g gcilUofNogWIwVzYXfWlVe2i3+QLL7necZXe627TwEtw+AKjKbjcVHlToFTBMNw8O57m0w8CI3Z 98fCmaLRKsG2Dzfek1p3SF1jELq4rNk8H3URlufk4ib3S39G2xp8RsMqPtq215M6mwvd463qTVK ntsU1AhxUzS61WbAUED+3AMEwFrrmTEPNoJaxd2mhlXeYK82iZP03BBN1PGA2wsR5TAtSLaCyb8 WZjHmPbBe/XQgoAFAZQN/4wetxrHLCcsxmr1E0LUuM0OJ0qmd/xMpyZF38pGd4IpRws9pnVm4zm irdFL45eFFjzj/Bci44AlIkUOh75OtESqGsWu9U8ETXGxAe++9HkY32DrzR8G2ic3Yn0HMcTClA t0tSehzaH2u+2cQVmto5dMiv4RXrug== X-Authority-Analysis: v=2.4 cv=SPkblOvH c=1 sm=1 tr=0 ts=68a81bcc cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=2OwXVqhp2XgA:10 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=gEfo2CItAAAA:8 a=KKAkSRfTAAAA:8 a=M1Du_JTgEIh7wHf307cA:9 a=mQ_c8vxmzFEMiUWkPHU9:22 a=TjNXssC_j7lpFel5tvFf:22 a=sptkURWiP4Gy88Gu7hUp:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-22_02,2025-08-20_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 priorityscore=1501 bulkscore=0 spamscore=0 phishscore=0 impostorscore=0 adultscore=0 malwarescore=0 lowpriorityscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2508110000 definitions=main-2508200013 Content-Type: text/plain; charset="utf-8" Introduce a new YAML schema for QUP-supported peripherals. Define common properties used across QUP-supported peripherals. Add property `qcom,enable-gsi-dma` to configure the Serial Engine (SE) for QCOM GPI DMA mode. Reference the common schema YAML in the GENI I2C, SPI, and SERIAL YAML files. Reviewed-by: Krzysztof Kozlowski Co-developed-by: Mukesh Kumar Savaliya Signed-off-by: Mukesh Kumar Savaliya Signed-off-by: Viken Dadhaniya --- v5 -> v6: - No change. v5 Link: https://lore.kernel.org/linux-i2c/20250624095102.1587580-2-viken.d= adhaniya@oss.qualcomm.com/ v4 -> v5: - Add Reviewed-by tag. - Update the email domain from 'quic' to 'oss'. v4 Link: https://lore.kernel.org/all/20250503111029.3583807-2-quic_vdadhani= @quicinc.com/ v3 -> v4: - Update qcom,gsi-dma-allowed property name to qcom,enable-gsi-dma. - Remove full stop form title. - Add reference of common schema YAML in the I2C, SPI, and SERIAL YAML file= s. v3 Link: https://lore.kernel.org/linux-arm-msm/20250303124349.3474185-3-qui= c_vdadhani@quicinc.com/ --- --- .../bindings/i2c/qcom,i2c-geni-qcom.yaml | 1 + .../serial/qcom,serial-geni-qcom.yaml | 1 + .../soc/qcom/qcom,se-common-props.yaml | 26 +++++++++++++++++++ .../bindings/spi/qcom,spi-geni-qcom.yaml | 1 + 4 files changed, 29 insertions(+) create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,se-comm= on-props.yaml diff --git a/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml = b/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml index 9f66a3bb1f80..51534953a69c 100644 --- a/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml +++ b/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml @@ -75,6 +75,7 @@ required: =20 allOf: - $ref: /schemas/i2c/i2c-controller.yaml# + - $ref: /schemas/soc/qcom/qcom,se-common-props.yaml# - if: properties: compatible: diff --git a/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom= .yaml b/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom.yaml index dd33794b3534..ed7b3909d87d 100644 --- a/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom.yaml +++ b/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom.yaml @@ -12,6 +12,7 @@ maintainers: =20 allOf: - $ref: /schemas/serial/serial.yaml# + - $ref: /schemas/soc/qcom/qcom,se-common-props.yaml# =20 properties: compatible: diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,se-common-prop= s.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,se-common-props.ya= ml new file mode 100644 index 000000000000..6a34f05a07e8 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,se-common-props.yaml @@ -0,0 +1,26 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/qcom/qcom,se-common-props.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: QUP Peripheral-specific properties for I2C, SPI and SERIAL bus + +description: + The Generic Interface (GENI) based Qualcomm Universal Peripheral (QUP) is + a programmable module that supports a wide range of serial interfaces + such as UART, SPI, I2C, I3C, etc. This defines the common properties used + across QUP-supported peripherals. + +maintainers: + - Mukesh Kumar Savaliya + - Viken Dadhaniya + +properties: + qcom,enable-gsi-dma: + $ref: /schemas/types.yaml#/definitions/flag + description: + Configure the Serial Engine (SE) to transfer data in QCOM GPI DMA mo= de. + By default, FIFO mode (PIO/CPU DMA) will be selected. + +additionalProperties: true diff --git a/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml = b/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml index 2e20ca313ec1..d12c5a060ed0 100644 --- a/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml +++ b/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml @@ -25,6 +25,7 @@ description: =20 allOf: - $ref: /schemas/spi/spi-controller.yaml# + - $ref: /schemas/soc/qcom/qcom,se-common-props.yaml# =20 properties: compatible: --=20 2.34.1