From nobody Sat Oct 4 01:43:51 2025 Received: from mail-pg1-f176.google.com (mail-pg1-f176.google.com [209.85.215.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EDC19270ECD for ; Fri, 22 Aug 2025 03:07:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755832035; cv=none; b=R/pK2JahvuR3W678CM/UOS1B57l4NqR054XGhrDIc1rExFXnqtMa9DFxo3aR68kExQ3GpTmEstqlbdxUVyTMkjllgGebn34G89tqTRhpceLEvz835nm5bb/uYGFkpZTygphhk2mJgQOfpUxf4EocfVMkrc3qCRdnyvuY3jYSFUo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755832035; c=relaxed/simple; bh=BCHnUU58o8kcbkrtBnovBDjIBR3GZtD2vocIDuWis4M=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UGToWyh0sUBkTHNT2GPlhKCdJ81oZ/RbpwODgB1U4cTaU/iZwzQlHauAnuA9amhKo9Jcmyw4Q6C4s1wBgfwfubFWu6+gyx8Cr7rc8QDhqjPq/1kb7S+km9OgvfZSWzKKEnYdg4lL/RTwED5E5NmMuebSWRHnev5s0krko4z7wsk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=QP+P3Ho7; arc=none smtp.client-ip=209.85.215.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="QP+P3Ho7" Received: by mail-pg1-f176.google.com with SMTP id 41be03b00d2f7-b4755f37c3eso1371850a12.3 for ; Thu, 21 Aug 2025 20:07:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1755832033; x=1756436833; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=quTPMYj7s5QwSm0woBLSQz7z4VVYjT+IYu8GwKKHe24=; b=QP+P3Ho7hFeya4G8Rx7/0rmic6N+Qw9YOHrPmI+nuFu6OREE1k3zNjMiqky6AQZcmB Te56XtNuaYlEVY0SM8SemfgLpN71SUwucTaD7AXMUeZwgUgSeaR8AUGQJNAJGJA0NgZw kXxuVYEtCJZI96eyXmBsgv9FRKYo2JCTfRU0LS+egJV+cGTGUeoxiQzX853ANdaUKTil D3SWcNrv2J763LiszEB8TY5VoxJ4kaMtmucWUHHVOYh6yD0/P9e2+2t/DAUUzN8oTZX4 7hvCXrQuYRv7UJ3Jfm4el993I53OV/C6quUtit6fHFubFTc2MGbsmI60c70wKQmICgMZ OUSw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755832033; x=1756436833; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=quTPMYj7s5QwSm0woBLSQz7z4VVYjT+IYu8GwKKHe24=; b=TV+48r2HRnRHUpFvwvDkVnXq9CJuKErlUdgTL6oUExjpMPp4YKmYjIdRaLZyMYjyhw iMc5FTTvbKR/cdYSZn7uKDILr6b9ivYGU9Hs3OsAdjrSOfeGkXbx/5nyXdnMIJbnLqin UydH9gmzIaMldY6DGjYUqLkAbvPjqKnzgFg56tc9BRD+mOTfntf4YcHyJAWIPyESyoyt bcfpYKtzsOUTT+H/yDa2v5puZ9Llrk7H4bLm+E3gVO2oZUeXojxrfdRJY2xJreVfUnc4 CCtwvLDPa6eqc4ttddlg/S7Svgr+A+GMqP6OawDk46Dh+2IkLhgq7OCJtlZHZ3H5UHLt OhcA== X-Forwarded-Encrypted: i=1; AJvYcCVpxUnqF//84SkeUpPsZK0S9dE9OHTflG4zhsJXBjtmyo2u7/4WiYuH7YT7/9ejh8xVzKVGKV2/lZQxJVY=@vger.kernel.org X-Gm-Message-State: AOJu0YxgfHLG49qNTPliYO4KYhUPRGAsKUSJMZMX/U+RI3wR2OZDQZ4O MThMki0AFmk2cdvpAP8+XWsqO2ZHwXKA5n/II8jwfvL+CnOowRXT691EYxf2yDLgiUkKHiecyMO o8M+GKk6mbvRl X-Gm-Gg: ASbGncvM3GpPqOioV/ulDx70Qa4pl/5gaKLWTpjqGlOA+/UCJ8+mXGbtfb7e28tRYvu sTiYJ9AyAbYyYEZV67cYH0HXS5iVD2dj/jDglKE9HwBqldyykeqvBG+0d+YSRQuCc0Y1Esppq+Z eArf9LiWyFReqiJu5377GVwGmzl7uKzxaDjC3vSusih0eHnE6immFK3moreCqTo/Gzmq2qCdySi 71QWxOgGK6IFLBewhey+RcMyXroQtkw0WfHlg4L1stLAVcPDQXKh685s4YE2lvdoFunB9L86AcT qPj9V0SRekwdpb/5usn1S5eZ8Nq7O3t/MYhS6+fOErQgBsocT/kLkg5Hdpx8phJNuZGRCGEs15t /OkmoRdjyrWTBxJX+CZJvDkA2YrgL3LYtpA== X-Google-Smtp-Source: AGHT+IGxr6BvRlq9gDlCAE/XGtF9F2t4Uze1UvterPKqOgW+FIUz6fdAVotEWXje2mAfPXpMbJnhUA== X-Received: by 2002:a17:902:ce91:b0:234:d292:be95 with SMTP id d9443c01a7336-2462eeea5f4mr23986195ad.42.1755832033132; Thu, 21 Aug 2025 20:07:13 -0700 (PDT) Received: from [127.0.1.1] ([222.71.237.178]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b47769afc1bsm2756777a12.19.2025.08.21.20.07.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 Aug 2025 20:07:12 -0700 (PDT) From: Guodong Xu Date: Fri, 22 Aug 2025 11:06:34 +0800 Subject: [PATCH v5 8/8] riscv: defconfig: Enable MMP_PDMA support for SpacemiT K1 SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250822-working_dma_0701_v2-v5-8-f5c0eda734cc@riscstar.com> References: <20250822-working_dma_0701_v2-v5-0-f5c0eda734cc@riscstar.com> In-Reply-To: <20250822-working_dma_0701_v2-v5-0-f5c0eda734cc@riscstar.com> To: Vinod Koul , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , Philipp Zabel , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , duje@dujemihanovic.xyz Cc: Alex Elder , Vivian Wang , dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, Guodong Xu , Troy Mitchell X-Mailer: b4 0.14.2 Enable CONFIG_MMP_PDMA in the riscv defconfig for SpacemiT K1 SoC boards. Signed-off-by: Guodong Xu --- v5: No change. v4: No change. v3: No change. v2: Rebased. Part of the modification in v1 is now in this patch: - "riscv: defconfig: run savedefconfig to reorder it" , which has been merged into riscv/linux.git (for-next) - Link: https://git.kernel.org/riscv/c/d958097bdf88 --- arch/riscv/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig index f25394d088d0d3cbee41fa9fb553c71e495036fd..b9ef2da15fb22f08bdb5ee5d1bb= a9f6eed49ff97 100644 --- a/arch/riscv/configs/defconfig +++ b/arch/riscv/configs/defconfig @@ -241,6 +241,7 @@ CONFIG_RTC_DRV_SUN6I=3Dy CONFIG_DMADEVICES=3Dy CONFIG_DMA_SUN6I=3Dm CONFIG_DW_AXI_DMAC=3Dy +CONFIG_MMP_PDMA=3Dm CONFIG_VIRTIO_PCI=3Dy CONFIG_VIRTIO_BALLOON=3Dy CONFIG_VIRTIO_INPUT=3Dy --=20 2.43.0