From nobody Sat Oct 4 03:18:49 2025 Received: from mailout2.samsung.com (mailout2.samsung.com [203.254.224.25]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 95AD6311979 for ; Thu, 21 Aug 2025 12:40:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=203.254.224.25 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755780046; cv=none; b=BW0NF1wUi/MIODAM1Xr+Vr2o6WYDeXwJ8PMORnzP9fuI/w+Oe95NwUtnuSK69gibREbT3WTD8FhIEp0F7d1j8RsTyDLhc2zi4FMV8iPFebJse3bdu2Y/K0m3nOIqn93pl4+pVG6UPVPmw+8cJowWVr3ZBkpCVyQrV5ZExRLvIfI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755780046; c=relaxed/simple; bh=z6j1nR4KJKZuleYHsasBBvZSxaivQ9ouzjA7W/o4mwk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:MIME-Version: Content-Type:References; b=cyfk+2VClLt9wWg/lEKC2XvhkHW1eXR7s5YbxX/u0Wa0HETpls3803MwGR2xTAoYr2Z7gqgmJedYONbnsSu9IK08tk2IupYapYzqbWApmkytXjyAbYFGkrA6RjMoYwU/XffuroW45qMH4vbWgHARW5+qeKM8FIGsrQa1beIJFBk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com; spf=pass smtp.mailfrom=samsung.com; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b=XuuV2fbC; arc=none smtp.client-ip=203.254.224.25 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=samsung.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b="XuuV2fbC" Received: from epcas5p1.samsung.com (unknown [182.195.41.39]) by mailout2.samsung.com (KnoxPortal) with ESMTP id 20250821124042epoutp0242648c3388b6841e7cf591da4ccc1bb5~dyKWA6dNc0401604016epoutp02I for ; Thu, 21 Aug 2025 12:40:42 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout2.samsung.com 20250821124042epoutp0242648c3388b6841e7cf591da4ccc1bb5~dyKWA6dNc0401604016epoutp02I DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1755780042; bh=w9yDLCCLCw+tK8GSqcz/nsmzouIxiXisbZAg1I23lHI=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=XuuV2fbCrvXsfo5zkkCIjbpMmbBmwFFJKSjR0NrtNhGDRE7Y4VlIGY6+kKr0oumrS vUFrgWoBTkdscVIlQ0g4Uc/HtEr1wACThl791yAAQkNuRFQ/1aXlypDfZIcMnrPw18 tOx/CxEcz1vssk9F7kosS5CLeDpu3mwpmAhRvLgw= Received: from epsnrtp04.localdomain (unknown [182.195.42.156]) by epcas5p4.samsung.com (KnoxPortal) with ESMTPS id 20250821124041epcas5p4120b41b61655c1bf57230491215ad84d~dyKU1qtJm1533315333epcas5p4r; Thu, 21 Aug 2025 12:40:41 +0000 (GMT) Received: from epcas5p1.samsung.com (unknown [182.195.38.88]) by epsnrtp04.localdomain (Postfix) with ESMTP id 4c72wm4nHDz6B9m5; Thu, 21 Aug 2025 12:40:40 +0000 (GMT) Received: from epsmtip2.samsung.com (unknown [182.195.34.31]) by epcas5p3.samsung.com (KnoxPortal) with ESMTPA id 20250821124039epcas5p34b77813c9936b8b70c801e0e1b67891a~dyKTTiHbx1592915929epcas5p3U; Thu, 21 Aug 2025 12:40:39 +0000 (GMT) Received: from cheetah.samsungds.net (unknown [107.109.115.53]) by epsmtip2.samsung.com (KnoxPortal) with ESMTPA id 20250821124034epsmtip21555e0539f51b6fc02e0a2bfa9d069c7~dyKOojV2e2624826248epsmtip2N; Thu, 21 Aug 2025 12:40:34 +0000 (GMT) From: Ravi Patel To: jesper.nilsson@axis.com, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, krzk@kernel.org, s.nawrocki@samsung.com, cw00.choi@samsung.com, alim.akhtar@samsung.com, linus.walleij@linaro.org, tomasz.figa@gmail.com, catalin.marinas@arm.com, will@kernel.org, arnd@arndb.de Cc: ksk4725@coasia.com, kenkim@coasia.com, pjsin865@coasia.com, gwk1013@coasia.com, hgkim05@coasia.com, mingyoungbo@coasia.com, smn1196@coasia.com, pankaj.dubey@samsung.com, shradha.t@samsung.com, ravi.patel@samsung.com, inbaraj.e@samsung.com, swathi.ks@samsung.com, hrishikesh.d@samsung.com, dj76.yang@samsung.com, hypmean.kim@samsung.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-arm-kernel@axis.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-gpio@vger.kernel.org, soc@lists.linux.dev, Priyadarsini G Subject: [PATCH v2 05/10] pinctrl: samsung: Add ARTPEC-8 SoC specific configuration Date: Thu, 21 Aug 2025 18:02:49 +0530 Message-ID: <20250821123310.94089-6-ravi.patel@samsung.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250821123310.94089-1-ravi.patel@samsung.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-CMS-MailID: 20250821124039epcas5p34b77813c9936b8b70c801e0e1b67891a X-Msg-Generator: CA Content-Type: text/plain; charset="utf-8" CMS-TYPE: 105P cpgsPolicy: CPGSC10-541,Y X-CFilter-Loop: Reflected X-CMS-RootMailID: 20250821124039epcas5p34b77813c9936b8b70c801e0e1b67891a References: <20250710002047.1573841-1-ksk4725@coasia.com> <20250821123310.94089-1-ravi.patel@samsung.com> From: SeonGu Kang Add Axis ARTPEC-8 SoC specific configuration data to enable pinctrl. Signed-off-by: SeonGu Kang Signed-off-by: Priyadarsini G Signed-off-by: Ravi Patel --- .../pinctrl/samsung/pinctrl-exynos-arm64.c | 50 +++++++++++++++++++ drivers/pinctrl/samsung/pinctrl-exynos.h | 10 ++++ drivers/pinctrl/samsung/pinctrl-samsung.c | 2 + drivers/pinctrl/samsung/pinctrl-samsung.h | 1 + 4 files changed, 63 insertions(+) diff --git a/drivers/pinctrl/samsung/pinctrl-exynos-arm64.c b/drivers/pinct= rl/samsung/pinctrl-exynos-arm64.c index dd07720e32cc..ee3b488b00ff 100644 --- a/drivers/pinctrl/samsung/pinctrl-exynos-arm64.c +++ b/drivers/pinctrl/samsung/pinctrl-exynos-arm64.c @@ -76,6 +76,15 @@ static const struct samsung_pin_bank_type exynos8895_ban= k_type_off =3D { .reg_offset =3D { 0x00, 0x04, 0x08, 0x0c, 0x10, 0x14, }, }; =20 +/* + * Bank type for non-alive type. Bit fields: + * CON: 4, DAT: 1, PUD: 4, DRV: 4 + */ +static const struct samsung_pin_bank_type artpec_bank_type_off =3D { + .fld_width =3D { 4, 1, 4, 4, }, + .reg_offset =3D { 0x00, 0x04, 0x08, 0x0c, }, +}; + /* Pad retention control code for accessing PMU regmap */ static atomic_t exynos_shared_retention_refcnt; =20 @@ -1814,3 +1823,44 @@ const struct samsung_pinctrl_of_match_data gs101_of_= data __initconst =3D { .ctrl =3D gs101_pin_ctrl, .num_ctrl =3D ARRAY_SIZE(gs101_pin_ctrl), }; + +/* pin banks of artpec8 pin-controller (FSYS0) */ +static const struct samsung_pin_bank_data artpec8_pin_banks0[] __initconst= =3D { + ARTPEC_PIN_BANK_EINTG(5, 0x000, "gpf0", 0x00), + ARTPEC_PIN_BANK_EINTG(4, 0x020, "gpf1", 0x04), + ARTPEC_PIN_BANK_EINTG(8, 0x040, "gpf2", 0x08), + ARTPEC_PIN_BANK_EINTG(4, 0x060, "gpf3", 0x0c), + ARTPEC_PIN_BANK_EINTG(7, 0x080, "gpf4", 0x10), + ARTPEC_PIN_BANK_EINTG(8, 0x0a0, "gpe0", 0x14), + ARTPEC_PIN_BANK_EINTG(8, 0x0c0, "gpe1", 0x18), + ARTPEC_PIN_BANK_EINTG(6, 0x0e0, "gpe2", 0x1c), + ARTPEC_PIN_BANK_EINTG(8, 0x100, "gps0", 0x20), + ARTPEC_PIN_BANK_EINTG(8, 0x120, "gps1", 0x24), +}; + +/* pin banks of artpec8 pin-controller (PERIC) */ +static const struct samsung_pin_bank_data artpec8_pin_banks1[] __initconst= =3D { + ARTPEC_PIN_BANK_EINTG(8, 0x000, "gpa0", 0x00), + ARTPEC_PIN_BANK_EINTG(8, 0x020, "gpa1", 0x04), + ARTPEC_PIN_BANK_EINTG(8, 0x040, "gpa2", 0x08), + ARTPEC_PIN_BANK_EINTG(2, 0x060, "gpk0", 0x0c), +}; + +static const struct samsung_pin_ctrl artpec8_pin_ctrl[] __initconst =3D { + { + /* pin-controller instance 0 FSYS data */ + .pin_banks =3D artpec8_pin_banks0, + .nr_banks =3D ARRAY_SIZE(artpec8_pin_banks0), + .eint_gpio_init =3D exynos_eint_gpio_init, + }, { + /* pin-controller instance 1 PERIC data */ + .pin_banks =3D artpec8_pin_banks1, + .nr_banks =3D ARRAY_SIZE(artpec8_pin_banks1), + .eint_gpio_init =3D exynos_eint_gpio_init, + }, +}; + +const struct samsung_pinctrl_of_match_data artpec8_of_data __initconst =3D= { + .ctrl =3D artpec8_pin_ctrl, + .num_ctrl =3D ARRAY_SIZE(artpec8_pin_ctrl), +}; diff --git a/drivers/pinctrl/samsung/pinctrl-exynos.h b/drivers/pinctrl/sam= sung/pinctrl-exynos.h index b483270ddc53..6bc04cb5ac9f 100644 --- a/drivers/pinctrl/samsung/pinctrl-exynos.h +++ b/drivers/pinctrl/samsung/pinctrl-exynos.h @@ -216,6 +216,16 @@ .name =3D id \ } =20 +#define ARTPEC_PIN_BANK_EINTG(pins, reg, id, offs) \ + { \ + .type =3D &artpec_bank_type_off, \ + .pctl_offset =3D reg, \ + .nr_pins =3D pins, \ + .eint_type =3D EINT_TYPE_GPIO, \ + .eint_offset =3D offs, \ + .name =3D id \ + } + /** * struct exynos_weint_data: irq specific data for all the wakeup interrup= ts * generated by the external wakeup interrupt controller. diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.c b/drivers/pinctrl/sa= msung/pinctrl-samsung.c index 2896eb2de2c0..993efba5a9ad 100644 --- a/drivers/pinctrl/samsung/pinctrl-samsung.c +++ b/drivers/pinctrl/samsung/pinctrl-samsung.c @@ -1468,6 +1468,8 @@ static const struct of_device_id samsung_pinctrl_dt_m= atch[] =3D { .data =3D &s5pv210_of_data }, #endif #ifdef CONFIG_PINCTRL_EXYNOS_ARM64 + { .compatible =3D "axis,artpec8-pinctrl", + .data =3D &artpec8_of_data }, { .compatible =3D "google,gs101-pinctrl", .data =3D &gs101_of_data }, { .compatible =3D "samsung,exynos2200-pinctrl", diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.h b/drivers/pinctrl/sa= msung/pinctrl-samsung.h index 3cf758df7d69..bfd88ad2f3ff 100644 --- a/drivers/pinctrl/samsung/pinctrl-samsung.h +++ b/drivers/pinctrl/samsung/pinctrl-samsung.h @@ -377,6 +377,7 @@ struct samsung_pmx_func { }; =20 /* list of all exported SoC specific data */ +extern const struct samsung_pinctrl_of_match_data artpec8_of_data; extern const struct samsung_pinctrl_of_match_data exynos2200_of_data; extern const struct samsung_pinctrl_of_match_data exynos3250_of_data; extern const struct samsung_pinctrl_of_match_data exynos4210_of_data; --=20 2.49.0