From nobody Sat Oct 4 03:18:49 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4E2C431985A; Thu, 21 Aug 2025 11:25:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755775551; cv=none; b=U3h9973dYhfvBuRdRthLukWDH9cDaCKpQIP8OaHdrP7k9tjPbOYGObA4PW0AHNE6vi6LZQRxIjJp8n95bx1l+v8fqkpYc1SVATz5xW7SgGyDXIWWH9g+SsW1V1R+IDUQZmM8y+hzJJu2kcjsIeHbQCBu/B64Zq/9FNOaIUIzTvQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755775551; c=relaxed/simple; bh=DQI5PFOftteEpgUgGsM1ZTHGhuKliyoVKDfrACcNPWo=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=M94xbX34tzBPUGI/NlfkR6yA3Vbp3HBmW+uh0A05/c0bmJU4zNHSQkELC2CSVxxiub6w1b2YP2mZRk8bbR/SfUWMllN5Jf7SIxY8lIBr44inEiw2MBxIHzkt3/rZ/ZcCau9ZJ5py4JbXso2lp/mAIbLL9jeYO59BuI3f6lZpdvs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=C16JoFy9; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="C16JoFy9" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57L9bCFE015666; Thu, 21 Aug 2025 11:25:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 3XMdxPyMUKzLOCLIVG29pgB5DIDRNKXHxpZB0AYQFL0=; b=C16JoFy9Y0J5BsUo cSCDw9ntpx3R1/pzZxPs6ArHW9ZAoZnMNCoo2qCmEBBZjPu8z7ADBZBwm8iZDrhG mOL4FpyvUVtCu/jA6R7Z3looYxKtIcwWTsRZ3oPJg32IMoV0RTUyMEXKCUiKA96t UmMdfRMBBOltl3/jBBWH2UoM8CRWj6mWhnd8m7D0HbQyYZC3RI99ZRc2CvGL7MQZ VfHcuzzW/KhagMtHbUhR9381Z2dIHT0pIjvWY+PZF+h/Aqa+lgIVX1gBmgbQFRZt Tf5+XaQ4ejboHZoT2GG97cMvEdOZjbKf4eZfaKSs/m+i0x6YDD6J/jicsM+qfY/C 9Jbmmw== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48n52955kb-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 11:25:17 +0000 (GMT) Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 57LBPGsm029368 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 11:25:16 GMT Received: from hu-rdwivedi-hyd.qualcomm.com (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.10; Thu, 21 Aug 2025 04:25:12 -0700 From: Ram Kumar Dwivedi To: , , , , , , , CC: , , , Subject: [PATCH V3 5/5] arm64: dts: qcom: sm8750: Enable MCQ support for UFS controller Date: Thu, 21 Aug 2025 16:54:03 +0530 Message-ID: <20250821112403.12078-6-quic_rdwivedi@quicinc.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20250821112403.12078-1-quic_rdwivedi@quicinc.com> References: <20250821112403.12078-1-quic_rdwivedi@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=Aui3HO9P c=1 sm=1 tr=0 ts=68a7021d cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=lw8srnNUBVFv889I-LYA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: D3LI--i-AweVs-y4jotR_8ZHBgDnWJI6 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIwMDAxMyBTYWx0ZWRfX3Tt7EUNtJAj4 DAbMZVY8R+BGh1W5eadX7KNl6KJQ1QuJITxcEpQmTFz+5Ly08C2Yd8hoX1y7NdeuJGkmuFemOLu t0nd15P5ehYceiSA0OJpH8VfDJynPqjsAjJj73MmFUltmhyHWeSGE4z3XNteLkg7FjJVkvuYt0k ETQuJWhBAiBbJjy+gWXQO6J8tsgbDZIVBBzSvVNZoi5Xsn5LdiwYy1WI8HxF5dDj0+2UA1HlEkf cVcr/l6Z/3YKtRFAP0CGD1M0cRBpC5Mk3UoD3/SzOOqGqQ5MGAp16YfO9QPpSu7BqaHkhaqAyv+ zGskkKz/lMzHliqfMuOz9uX4aCXIAxjwAtBOS/6NBRH4ihYq0pF+7BWz5EZ0MiR+d56IqWNXaEj yJ5JKSjEVN41k4L8VDY3jZytr8sLeQ== X-Proofpoint-GUID: D3LI--i-AweVs-y4jotR_8ZHBgDnWJI6 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 clxscore=1015 phishscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 suspectscore=0 malwarescore=0 bulkscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2508110000 definitions=main-2508200013 Content-Type: text/plain; charset="utf-8" From: Palash Kambar Enable Multi-Circular Queue (MCQ) support for the UFS host controller on the Qualcomm SM8750 platform by updating the device tree node. This includes adding new register region for MCQ and specifying the MSI parent required for MCQ operation. Signed-off-by: Palash Kambar Signed-off-by: Ram Kumar Dwivedi --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 8 ++++++-- 1 file changed, 6 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index 79ca262f5811..e55edc0a6e6e 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -3329,7 +3329,10 @@ ufs_mem_phy: phy@1d80000 { =20 ufs_mem_hc: ufs@1d84000 { compatible =3D "qcom,sm8750-ufshc", "qcom,ufshc", "jedec,ufs-2.0"; - reg =3D <0x0 0x01d84000 0x0 0x3000>; + reg =3D <0x0 0x01d84000 0x0 0x3000>, + <0x0 0x1da0000 0x0 0x15000>; + reg-names =3D "std", + "mcq"; =20 interrupts =3D ; =20 @@ -3363,11 +3366,12 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, "cpu-ufs"; =20 power-domains =3D <&gcc GCC_UFS_PHY_GDSC>; + required-opps =3D <&rpmhpd_opp_nom>; =20 iommus =3D <&apps_smmu 0x60 0>; dma-coherent; - + msi-parent =3D <&gic_its 0x60>; lanes-per-direction =3D <2>; =20 phys =3D <&ufs_mem_phy>; --=20 2.50.1