From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 57A36307AF7; Thu, 21 Aug 2025 11:12:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774750; cv=none; b=PykPZg/OjuGzISAUE7bZvQSrYmYE6+Mj5g8Qg9h2QPG24sgnzgD7xFUWhTzR7Lc4ng1DtSpr3BDbKbCmrnLI9mhTMOKNv8eiOZEZcIG/J3HfGCZwTo4ckG35+Piu6hQrYdvWSfVvBLZ9gjm5UyJ643+2G98Bd/AXakok5VF/GWM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774750; c=relaxed/simple; bh=Sf5q/1lSEiHc3LJ8myWpBW+x2AMUpBotUYUyZC5k2pk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=Y24L2iN4RTT4U/RnL5a5hX6qByvoWKb/RV7sktIb9yd7V0IRdYEvkYhYQ9PLTT5r6F9yarVFzAi0iDSp3Vie05ib9i19H7MgOVh8hqFkGBxvRHeOkjASFBAMnMKMML9tcjfi55E/6TMpgMCCqMuuX59d9FyQv12kKT0PPOoS6U4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=oWOs78l3; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="oWOs78l3" Received: from pps.filterd (m0369458.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LA6FfA023466; Thu, 21 Aug 2025 13:12:07 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= nWTOJF1epI28bBhF8vVR/yYBW1JjsQwkoHcGU7JgvMc=; b=oWOs78l33V52ahlW exprUK97LoEhZjbz3sXWes58CrZwwui/tBN6TXyXqE+mNyoqugpeJpCSAhN3FaKK 6UqUM1E49XgTKVuICKQMRXMEEYsmn0SHAb7qZlxQxGk9ZdqiKFdAaM6SurKuxLWn 89U5yxuEzZqQQ1Z/PruhbQxsNFFE6RJJEcARO0Ryoh+CYgrQv8+RNnYQnFBtrhMu o+LKNoAeZDtGEyDDUgLV+Xgk2ebgac/tu0jM6W2mHRH4HfnpQpOMgDMeffzn88zW ZPsNx+uW+BV07IOSxCgi47y+VuFVWsaQOB7m8DtD81vd7xSH1sEAppqMdqPx2VtB XLvl5w== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48nj3v3n7x-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:06 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id E047A4004A; Thu, 21 Aug 2025 13:10:48 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 6CBA7738B22; Thu, 21 Aug 2025 13:09:51 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:09:51 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:08:51 +0200 Subject: [PATCH v4 01/13] dt-bindings: display: st: add two new compatibles to LTDC device Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-1-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 The new STMicroelectronics SoC features a display controller similar to the one used in previous SoCs. Because there is additional registers, and different mandatory clocks it is incompatible with existing IPs. On STM32MP251, the device only needs two clocks while on STM32MP255 it needs four. Add the new names to the list of compatible string and handle each quirks accordingly. Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- .../devicetree/bindings/display/st,stm32-ltdc.yaml | 50 ++++++++++++++++++= +++- 1 file changed, 48 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/display/st,stm32-ltdc.yaml b= /Documentation/devicetree/bindings/display/st,stm32-ltdc.yaml index d6ea4d62a2cfae26353c9f20a326a4329fed3a2f..bcedcfef5427f5725a0473c0962= 8e70d172c8f58 100644 --- a/Documentation/devicetree/bindings/display/st,stm32-ltdc.yaml +++ b/Documentation/devicetree/bindings/display/st,stm32-ltdc.yaml @@ -12,7 +12,10 @@ maintainers: =20 properties: compatible: - const: st,stm32-ltdc + enum: + - st,stm32-ltdc + - st,stm32mp251-ltdc + - st,stm32mp255-ltdc =20 reg: maxItems: 1 @@ -24,11 +27,16 @@ properties: minItems: 1 =20 clocks: - maxItems: 1 + minItems: 1 + maxItems: 4 =20 clock-names: items: - const: lcd + - const: bus + - const: ref + - const: lvds + minItems: 1 =20 resets: maxItems: 1 @@ -51,6 +59,44 @@ required: - resets - port =20 +allOf: + - if: + properties: + compatible: + contains: + enum: + - st,stm32-ltdc + then: + properties: + clocks: + maxItems: 1 + clock-names: + maxItems: 1 + - if: + properties: + compatible: + contains: + enum: + - st,stm32mp251-ltdc + then: + properties: + clocks: + maxItems: 2 + clock-names: + maxItems: 2 + - if: + properties: + compatible: + contains: + enum: + - st,stm32mp255-ltdc + then: + properties: + clocks: + minItems: 4 + clock-names: + minItems: 4 + additionalProperties: false =20 examples: --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3CBAA30507F; Thu, 21 Aug 2025 11:12:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774749; cv=none; b=log7kmMC2LWKoLY0EyrkXNBvWOyf+PZYTkgz0uYTX5ela5IjX7c16yTSQHuh1Xx7vtQq/LvAiGk0vZJU2VApEeM58wBHI+gk9TsNVL4h7BNB84Eaw0QX+mFdjMhrHOh+wkRQtcLmviOtfQ1UZqgvEvEGz48VY7gKhQJaRz0158s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774749; c=relaxed/simple; bh=3icM81q1I1RPYUe+lAqjTk69hzgMEdnIJOwpNvHoz6Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=bLLnlk0zz8fClypiBcwzj4//JIgIofdFFbTedHq5HKeONAick4Z4rAW8A1DL5/l7qv6T3Pvahuk5bItyCbZmei4+W8lPmjwiCS9Ate8VTOjwBMUvkCb/JeztKhnzqwg5IPEYDlCowzt0PIcPYkFhwYJF6XOiEHNnlCQoEW2NYLg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=17gtJ8nc; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="17gtJ8nc" Received: from pps.filterd (m0369458.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LALROF016016; Thu, 21 Aug 2025 13:12:06 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= t1YN+bPHJFlIympL2dASAWoh4MlZMDaqH6kRXMYo2AE=; b=17gtJ8ncXHN/MSfv eeXicQvAsh1uOhId/XAiGfDVl474vRfL7En4dZCgl2CNpD4dD7A/ZSIH5NNvLUMr wuT0fHPZ/sZOg0ZsRnAFHGd7NtdQmbIv7JKs6UwTg1fPorW+qtpq02+4jjt0P2ws rDrKa8VOQ4x8E6K9VNKGox4X0S+sgzaN2DU1s5Hvpp8daAPbqJI6FeX4naNWK6iu jlXibRXwy1ENPAfF79bUeHkpkd38rvvAB4S138OFFZWrARyaXTbn6mJ1N7ayblFo XMd1RNGAbDjn5bFxHJOOtaSFtxXuJ1w0xEN16qfkxbHkuXOeFFTmawApi1WDVtMV wb/Wpw== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48nj3v3n7w-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:06 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id E05254004B; Thu, 21 Aug 2025 13:10:48 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 7098273F93C; Thu, 21 Aug 2025 13:09:52 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:09:52 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:08:52 +0200 Subject: [PATCH v4 02/13] dt-bindings: display: st,stm32-ltdc: add access-controllers property Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-2-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 access-controllers is an optional property that allows a peripheral to refer to one or more domain access controller(s). This property is added when the peripheral is under the STM32 firewall controller. It allows an accurate representation of the hardware, where the peripheral is connected to a firewall bus. The firewall can then check the peripheral accesses before allowing its device to probe. Acked-by: Rob Herring (Arm) Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- Documentation/devicetree/bindings/display/st,stm32-ltdc.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/display/st,stm32-ltdc.yaml b= /Documentation/devicetree/bindings/display/st,stm32-ltdc.yaml index bcedcfef5427f5725a0473c09628e70d172c8f58..e27347acee5dacf56cb3971d4b6= 2c34dfc64d7e2 100644 --- a/Documentation/devicetree/bindings/display/st,stm32-ltdc.yaml +++ b/Documentation/devicetree/bindings/display/st,stm32-ltdc.yaml @@ -41,6 +41,9 @@ properties: resets: maxItems: 1 =20 + access-controllers: + maxItems: 1 + port: $ref: /schemas/graph.yaml#/properties/port description: | --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 87A6630C357; Thu, 21 Aug 2025 11:12:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774760; cv=none; b=Ng0bQnBIu9IZfcOSC7r135ELHs93TwI86IeWM49r9rs0amQ6AwTUXphYymJbJx766EHp2fUlnFnBf+E+Xxmm+6Hm3HheZtRofN5hxELlJZg5mAEJZmUv3Ts4gXxYE5buwzlooJZpR8KS/gD++L11nEJ9TSMc+6bUKlNSgrPfU5o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774760; c=relaxed/simple; bh=qo4J7XJgK6kl9qMa+cgF0AhbYD1LR0bdNNW7PKVk418=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=jMLHn9UFUQlU6Tq1pB7+U1pIfRLpY9okUeL44jfxFXgXG1bqbnPZQp42GJC0qauobVFB3sa+7d8xLwyG/C6cm/HR3XNbTkG4DQ+Q+tFXSlHU1yeEth7nuF7umnMGZ0LJeFopKaY74TMRLLtaRtXNzDzoHMhDWlUk7EfFZn57CoE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=ZtCEfDe3; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="ZtCEfDe3" Received: from pps.filterd (m0288072.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LAXMTs019049; Thu, 21 Aug 2025 13:12:20 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= P2T7BIysSM4Y8vk6YV25Wl1L4tMEC9reFcGRGZZ14rU=; b=ZtCEfDe3gH/hsNGj /QHKuk8PyCwBTceIsgYilP/lxDH+pxIUaZs8RhbBfapQy9It0tVAyUNJsfbR1jCq 2ckRkAElhXYF6XlGlxmQkEJAQqWeAa/pYjYnm3IjUbuj+/ijfMDXKZe8QbT38UgG ajtJAuzUgN+rlz/XwlxuzMUpyBtSdyN9ysZt3ABHe3vYNNokm4/Nj+kGbt7fFlAZ JXFS2BBgZxRUvVjTi6DrLGc2neHXTnl5rA2RBeXSDIGwzRPVuURTKUUmBs+oU0rl cQMnoGapBR4yQeW/BrJl2/BeWWPNL+sx4oKxJLGzZp68D2Z1QXDoFP0fqzWWSfWP iCVYSA== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48n754ehjg-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:20 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id 15A5C40052; Thu, 21 Aug 2025 13:10:52 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 63EF174EF05; Thu, 21 Aug 2025 13:09:53 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:09:53 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:08:53 +0200 Subject: [PATCH v4 03/13] dt-bindings: display: st: add new compatible to LVDS device Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-3-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 Update the compatible to accept both "st,stm32mp255-lvds" and st,stm32mp25-lvds" respectively. Default will fall back to "st,stm32mp25-lvds". Acked-by: Krzysztof Kozlowski Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml | 7 +++++= +- 1 file changed, 6 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.ya= ml b/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml index 6736f93256b5cebb558cda5250369ec4b1b3033c..74e61d95370c299130410cdaae8= 33514324c3e8f 100644 --- a/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml +++ b/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml @@ -31,7 +31,12 @@ description: | =20 properties: compatible: - const: st,stm32mp25-lvds + oneOf: + - items: + - enum: + - st,stm32mp255-lvds + - const: st,stm32mp25-lvds + - const: st,stm32mp25-lvds =20 "#clock-cells": const: 0 --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8DB0530C340; Thu, 21 Aug 2025 11:12:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774759; cv=none; b=UkyJEumu4+f1I2gooOgz+otdWs10rMTSgR+GJDA/SFNsnX8RTiUjF2vKzSlSPkGU0pwZ/fCQhYSSon9NGJ+EFAlnIxrfufbYgRpES+JgEtLVa/luz7c/ktsfC9WTXO19DWEtFx1WeNSer/qTZjErT9rHtpdDwhRe0s02nGGCRXw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774759; c=relaxed/simple; bh=p1mviuZOd7Tk2+nwcVvF5wX+fVH4oHmA6NnT6EGOJuY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=YSdncNan5+xQk8oRACilGCp4HkzTX+5LaftMaN+1mKQYpAOSS0std+D6JuEdQtmKTq/ef4QnZrGitAQBba5aGFJ77Emc0FGUpRewZRKBDJNxNmOLTHcfhBcG36Kv6/IMvcpV1lM3ExX7uuOAiAtqgcGWnlEBY3e6Yr2q1lqqk0k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=FYBAajTX; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="FYBAajTX" Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LAXCLf023288; Thu, 21 Aug 2025 13:12:20 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= t2r6I+FjF8X/Q6JXp+JxD3mM0KS1eA6oPXOx1AouaN4=; b=FYBAajTXngcm+Squ 039p5JTgxFE2nOB7+jiG2nS5C/+oo95L9tnNbx1wRfXEA3ZIKvxDqyS75YTDtZbh YHFJcAfKDalmGYD8Hyd4s8VYnEm4huhjtOFKCbmHcBsGQ3QjlSRZGkL8ONYtHhJc X8IOxGcpYGodusbkQnICrh1uarTX+BbUtjwlTRRtG2Tybrx3yeSqUDcEyh92ixFV zJum4xs8IVgaB0qh7rdFd3ZxtgExrEKz6UPw7i9qrM1UIsWVuXCQ0JEKcoy+XVX8 vCkHq18J/mDAUIZwWUd+gQ0gyxOgYZ6gGKyPBvNnn/C0kpllqhqllfNDih/TJ+9X +a5zCA== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48n70dej4b-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:20 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id 1559040051; Thu, 21 Aug 2025 13:10:52 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 6370774E7A3; Thu, 21 Aug 2025 13:09:54 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:09:54 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:08:54 +0200 Subject: [PATCH v4 04/13] dt-bindings: display: st,stm32mp25-lvds: add access-controllers property Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-4-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 access-controllers is an optional property that allows a peripheral to refer to one or more domain access controller(s). This property is added when the peripheral is under the STM32 firewall controller. It allows an accurate representation of the hardware, where the peripheral is connected to a firewall bus. The firewall can then check the peripheral accesses before allowing its device to probe. Acked-by: Rob Herring (Arm) Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.ya= ml b/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml index 74e61d95370c299130410cdaae833514324c3e8f..05a73bbc246a8994b6aabf7c2cd= 9dca773232be4 100644 --- a/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml +++ b/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml @@ -59,6 +59,9 @@ properties: resets: maxItems: 1 =20 + access-controllers: + maxItems: 1 + ports: $ref: /schemas/graph.yaml#/properties/ports =20 --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D1BA436CE08; Thu, 21 Aug 2025 11:12:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774749; cv=none; b=ann7LhzaiyFhGTeRPu2vAU6RowGiS8JQlPE7bDiH4l0PReSS4cluvmuXh63sxRZ0xKBeZmVdGLB8MXtGk6hTKThQV0DZEQq0v5ulqmH2Lg3LWq6O+tvfzttCcihxGAZ9Ez+5teXR1PTqCRnPSoxWXTx1xylm6o2vEgfQULjS6RE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774749; c=relaxed/simple; bh=z3TTwShtOh+Ye+ZtmlDh9AAwHHHMeR/+t0kD5ehJlv8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=RODVjrZgC+LCkgBEsxbUyenl4w3hXldVvEh4jRG75AmBMMGeBG5mbfH9Sjg4O/IyG8tsEQ48/XeL1Rc35rCa4Fk6Zc6tvp29dh0uZ+3s4lxmPxCkAxMGrw74YTVH7Z9KqaHYso8T/O05Vn4JXlXuCSfEs2LuSq/S0LR+UuccHEw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=JHQ6UfZJ; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="JHQ6UfZJ" Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LAxMcE032608; Thu, 21 Aug 2025 13:12:06 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= FSAD6xfEyxZhtbs6l7fpAY63jmRWYHQxC9G8VceRiKg=; b=JHQ6UfZJM3kWKrS5 X+8uDnGCPOyi+uQrDLfmgB7QFnmIGXQzmBN/HCjB2g36JljLpGBe1Y7e+u5oxJAs MeNIej8xABljL632TIRjkCzvTZpbbr0T5dkMl20+K3jp2Kb0leImKpg2N/QSy+du 4YNaIwwSIpS0WDnLC2xNTzhxazSccZr8IfSylGiv+b7Sf3hU6Wk7rKib2h6JaMTE VmzZnVyhKi9hKph8aegO77abmKnZRCgx1ET/MqE/sn+XhrygQ+zsd4klZbYBLpJb qZGxFBdwYquG4OdyILiwp4t73jdCwHqDUk3dvm/KbAxXWlg0Slm6JQxMQUUDO2JE 4Omg9g== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48n70dej3t-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:06 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id 12D124004F; Thu, 21 Aug 2025 13:10:52 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 6044174E7CA; Thu, 21 Aug 2025 13:09:55 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:09:55 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:08:55 +0200 Subject: [PATCH v4 05/13] dt-bindings: display: st,stm32mp25-lvds: add power-domains property Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-5-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 STM32 LVDS peripheral may be in a power domain. Allow an optional single 'power-domains' entry for STM32 LVDS devices. Acked-by: Rob Herring (Arm) Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.ya= ml b/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml index 05a73bbc246a8994b6aabf7c2cd9dca773232be4..14e042156179cb2f2d906422eaf= f6840da3c91ea 100644 --- a/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml +++ b/Documentation/devicetree/bindings/display/st,stm32mp25-lvds.yaml @@ -62,6 +62,9 @@ properties: access-controllers: maxItems: 1 =20 + power-domains: + maxItems: 1 + ports: $ref: /schemas/graph.yaml#/properties/ports =20 --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8DA3A30BF7F; Thu, 21 Aug 2025 11:12:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774759; cv=none; b=PnAFAQRsLb7aPO0zafLDw1nWyHkolq5bctc+bNLC+7EyNTZFc6xWsX+vcv3lNP2Q2ita2SVbq+e3bS0D5xb1s/C5134ZJSSSaHhhNFSzqvJKcZnSVx1JqYxqPkXu0Jg/NCGbTX4HjmRk4B4Poyn0QERS+7qA7TaFbVrbxnaUg5Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774759; c=relaxed/simple; bh=OYdOTPp/WleG/23x+u2iGWLmZo8oqF7YKe5sSXtY4gI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=Ct9eA5sXuCb8oPeVCECtnYcDmBFMJp1qlsQuNZHJe5UHikylGdvfkXyVvtWfI7KNeMMWAT7eLQX40nDtnChu/xiD/YDqH6f9UL3YRQjcNH+2zAka2YQ1w4l0gNfBiTocKwDo04jdbg32zX0WXrU33/CZUhe2s0B/bWt0F77SvQY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=H7T03kvY; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="H7T03kvY" Received: from pps.filterd (m0369458.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LAg3FV015986; Thu, 21 Aug 2025 13:12:20 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= kyXtN74VkBaQLErnP6Oirfq2yZX1obNwJfBjqV4IEtw=; b=H7T03kvYX0IT6lpa KX8qLkMNB74dElBoq0a78nBv6n+ZCMzvfT4WkXIY/OVPUHHur0qSPwuonYqvxIYw HdNq93xtjGC1epAKUaAT4KS9r86adubWIBU7X7IS4MSyZxo38KZ+mOihi7jFhR3q +s4RXHXLdefKIClBiDzR40b+CDY7t29VJUp+I/7vdNUitseSysLA9z//0mb076kc nsccQJQB+2j641TCNfgjxSSIBcVqDcW0xGU/UW0RdEjZA/Zo1mYqFSL6FNN1Nin0 F5wuQFt/5uoeFqDZvchvVlqJ/Cgf+COtd/ABQhnzXAeZFPd9URURErLrz5dcd+WO IrdGeQ== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48nj3v3n8j-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:20 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id 12CA440046; Thu, 21 Aug 2025 13:10:52 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 5F83574E7BF; Thu, 21 Aug 2025 13:09:56 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:09:56 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:08:56 +0200 Subject: [PATCH v4 06/13] dt-bindings: arm: stm32: add required #clock-cells property Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-6-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 On STM32MP25 SoC, the syscfg peripheral provides a clock to the display subsystem through a multiplexer. Since it only provides a single clock, the cell value is 0. Doing so allows the clock consumers to reach the peripheral and gate the clock accordingly. Reviewed-by: Rob Herring (Arm) Signed-off-by: Raphael Gallais-Pou Reviewed-by: Yannick Fertre --- .../bindings/arm/stm32/st,stm32-syscon.yaml | 31 +++++++++++++++---= ---- 1 file changed, 21 insertions(+), 10 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/stm32/st,stm32-syscon.ya= ml b/Documentation/devicetree/bindings/arm/stm32/st,stm32-syscon.yaml index ed97652c84922813e94b1818c07fe8714891c089..95d2319afe235fa86974d80f89c= 9deeae2275232 100644 --- a/Documentation/devicetree/bindings/arm/stm32/st,stm32-syscon.yaml +++ b/Documentation/devicetree/bindings/arm/stm32/st,stm32-syscon.yaml @@ -36,20 +36,31 @@ properties: clocks: maxItems: 1 =20 + "#clock-cells": + const: 0 + required: - compatible - reg =20 -if: - properties: - compatible: - contains: - enum: - - st,stm32mp157-syscfg - - st,stm32f4-gcan -then: - required: - - clocks +allOf: + - if: + properties: + compatible: + contains: + enum: + - st,stm32mp157-syscfg + - st,stm32f4-gcan + then: + required: + - clocks + - if: + properties: + compatible: + const: st,stm32mp25-syscfg + then: + required: + - "#clock-cells" =20 additionalProperties: false =20 --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8D9A830BF76; Thu, 21 Aug 2025 11:12:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774759; cv=none; b=pY4scNjfIMfrUh1r3BxmMVVWUtO7leN1b2VC/HPwpDmsYBFkaFMecthEN6UisIxdeBGHN7DvivLWKCaxwhcZa9ZtT/UHlWzcqnv//m9CMIkethfGipN8/eZOtCc1caIQ0wPr+m90r2h40xKG+1mn7x9XKVnAvparuCNCY66eQDE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774759; c=relaxed/simple; bh=bjgTsmo8TSNBn7Y5uS9FKtRGZx77AcdvayM0qxFlC40=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=tj9yZe3qyhSNB9YqiGidT49q4oQf7ZH6v0S5mNJpT+c3Vj8+f31+LBxgks1NmcFA1BJiZGXErHiCQS6x4EgpPkJBIfkIArG5X/jP2WIB5adDlEyEp89eUcZCGckeJCWoK3Fv7l6S3xxJy0vU+TH6yLo7iGP5Bq8tUhfcJOZw/7Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=qGnBf+tN; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="qGnBf+tN" Received: from pps.filterd (m0288072.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LBAeUL014697; Thu, 21 Aug 2025 13:12:20 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= y/Q15h+PegKv09QXnm29cQhg3ChHERI7hmCMG+BmM3Y=; b=qGnBf+tNTg9SIGSP IXO/K2JWXw7Z+rBulcAvw4jjJTHBPlzKuFfrJnaXiQg3UnDVK5zsm/uOrUflE/hg JUxCOAKcFyAR1MibDsjrJCtP4rdDPalQg3K/7/AU6hUpkZysPFBS2c6kJQqj4DTa fEXQ0IpQr3/3sVAduhW9XMXXpeSqyMcMYmFRHmOWuydMMY+HiYdFPHJaDfnT0XBh XXwzJmnCO6C+Yd0Q+bf4xDYYQFuxXythq6rrDmjntbyr9pa+ahYsQQj5K7B1k3vr y7XaOiRzlSv9o/NcWGbt5FvYzuD9p4joAfvKt7ZrjwrgvxLX8TT6Y0KplawaQf3b ysODHQ== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48n754ehjf-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:20 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id 153DC40050; Thu, 21 Aug 2025 13:10:52 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 6518B74E7B5; Thu, 21 Aug 2025 13:09:57 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:09:57 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:08:57 +0200 Subject: [PATCH v4 07/13] drm/stm: ltdc: support new hardware version for STM32MP25 SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-7-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 From: Yannick Fertre STM32MP25 SoC features a new version of the LTDC IP. Add its compatible to the list of device to probe and implement its quirks. This hardware supports a pad frequency of 150MHz and a peripheral bus clock. Signed-off-by: Yannick Fertre Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- drivers/gpu/drm/stm/drv.c | 12 +++++++++++- drivers/gpu/drm/stm/ltdc.c | 38 +++++++++++++++++++++++++++++++++++--- drivers/gpu/drm/stm/ltdc.h | 5 +++++ 3 files changed, 51 insertions(+), 4 deletions(-) diff --git a/drivers/gpu/drm/stm/drv.c b/drivers/gpu/drm/stm/drv.c index 8ebcaf953782d806a738d5a41ff1f428b0ccff78..ab00d1a6140cc32e71e10abc82f= 7956328b518e3 100644 --- a/drivers/gpu/drm/stm/drv.c +++ b/drivers/gpu/drm/stm/drv.c @@ -236,8 +236,18 @@ static void stm_drm_platform_shutdown(struct platform_= device *pdev) drm_atomic_helper_shutdown(platform_get_drvdata(pdev)); } =20 +static struct ltdc_plat_data stm_drm_plat_data =3D { + .pad_max_freq_hz =3D 90000000, +}; + +static struct ltdc_plat_data stm_drm_plat_data_mp25 =3D { + .pad_max_freq_hz =3D 150000000, +}; + static const struct of_device_id drv_dt_ids[] =3D { - { .compatible =3D "st,stm32-ltdc"}, + { .compatible =3D "st,stm32-ltdc", .data =3D &stm_drm_plat_data, }, + { .compatible =3D "st,stm32mp251-ltdc", .data =3D &stm_drm_plat_data_mp25= , }, + { .compatible =3D "st,stm32mp255-ltdc", .data =3D &stm_drm_plat_data_mp25= , }, { /* end node */ }, }; MODULE_DEVICE_TABLE(of, drv_dt_ids); diff --git a/drivers/gpu/drm/stm/ltdc.c b/drivers/gpu/drm/stm/ltdc.c index ba315c66a04d72758b9d3cfcd842432877f66d3a..17548dd3484a0a3e1015c58c752= b80f8892a0ff7 100644 --- a/drivers/gpu/drm/stm/ltdc.c +++ b/drivers/gpu/drm/stm/ltdc.c @@ -14,6 +14,7 @@ #include #include #include +#include #include #include #include @@ -51,6 +52,7 @@ #define HWVER_10300 0x010300 #define HWVER_20101 0x020101 #define HWVER_40100 0x040100 +#define HWVER_40101 0x040101 =20 /* * The address of some registers depends on the HW version: such registers= have @@ -1779,6 +1781,7 @@ static int ltdc_get_caps(struct drm_device *ddev) { struct ltdc_device *ldev =3D ddev->dev_private; u32 bus_width_log2, lcr, gc2r; + const struct ltdc_plat_data *pdata =3D of_device_get_match_data(ddev->dev= ); =20 /* * at least 1 layer must be managed & the number of layers @@ -1794,6 +1797,8 @@ static int ltdc_get_caps(struct drm_device *ddev) ldev->caps.bus_width =3D 8 << bus_width_log2; regmap_read(ldev->regmap, LTDC_IDR, &ldev->caps.hw_version); =20 + ldev->caps.pad_max_freq_hz =3D pdata->pad_max_freq_hz; + switch (ldev->caps.hw_version) { case HWVER_10200: case HWVER_10300: @@ -1811,7 +1816,6 @@ static int ltdc_get_caps(struct drm_device *ddev) * does not work on 2nd layer. */ ldev->caps.non_alpha_only_l1 =3D true; - ldev->caps.pad_max_freq_hz =3D 90000000; if (ldev->caps.hw_version =3D=3D HWVER_10200) ldev->caps.pad_max_freq_hz =3D 65000000; ldev->caps.nb_irq =3D 2; @@ -1842,6 +1846,7 @@ static int ltdc_get_caps(struct drm_device *ddev) ldev->caps.fifo_threshold =3D false; break; case HWVER_40100: + case HWVER_40101: ldev->caps.layer_ofs =3D LAY_OFS_1; ldev->caps.layer_regs =3D ltdc_layer_regs_a2; ldev->caps.pix_fmt_hw =3D ltdc_pix_fmt_a2; @@ -1849,7 +1854,6 @@ static int ltdc_get_caps(struct drm_device *ddev) ldev->caps.pix_fmt_nb =3D ARRAY_SIZE(ltdc_drm_fmt_a2); ldev->caps.pix_fmt_flex =3D true; ldev->caps.non_alpha_only_l1 =3D false; - ldev->caps.pad_max_freq_hz =3D 90000000; ldev->caps.nb_irq =3D 2; ldev->caps.ycbcr_input =3D true; ldev->caps.ycbcr_output =3D true; @@ -1872,6 +1876,8 @@ void ltdc_suspend(struct drm_device *ddev) =20 DRM_DEBUG_DRIVER("\n"); clk_disable_unprepare(ldev->pixel_clk); + if (ldev->bus_clk) + clk_disable_unprepare(ldev->bus_clk); } =20 int ltdc_resume(struct drm_device *ddev) @@ -1887,7 +1893,13 @@ int ltdc_resume(struct drm_device *ddev) return ret; } =20 - return 0; + if (ldev->bus_clk) { + ret =3D clk_prepare_enable(ldev->bus_clk); + if (ret) + drm_err(ddev, "failed to enable bus clock (%d)\n", ret); + } + + return ret; } =20 int ltdc_load(struct drm_device *ddev) @@ -1922,6 +1934,20 @@ int ltdc_load(struct drm_device *ddev) return -ENODEV; } =20 + if (of_device_is_compatible(np, "st,stm32mp251-ltdc") || + of_device_is_compatible(np, "st,stm32mp255-ltdc")) { + ldev->bus_clk =3D devm_clk_get(dev, "bus"); + if (IS_ERR(ldev->bus_clk)) + return dev_err_probe(dev, PTR_ERR(ldev->bus_clk), + "Unable to get bus clock\n"); + + ret =3D clk_prepare_enable(ldev->bus_clk); + if (ret) { + drm_err(ddev, "Unable to prepare bus clock\n"); + return ret; + } + } + /* Get endpoints if any */ for (i =3D 0; i < nb_endpoints; i++) { ret =3D drm_of_find_panel_or_bridge(np, 0, i, &panel, &bridge); @@ -2034,6 +2060,9 @@ int ltdc_load(struct drm_device *ddev) =20 clk_disable_unprepare(ldev->pixel_clk); =20 + if (ldev->bus_clk) + clk_disable_unprepare(ldev->bus_clk); + pinctrl_pm_select_sleep_state(ddev->dev); =20 pm_runtime_enable(ddev->dev); @@ -2042,6 +2071,9 @@ int ltdc_load(struct drm_device *ddev) err: clk_disable_unprepare(ldev->pixel_clk); =20 + if (ldev->bus_clk) + clk_disable_unprepare(ldev->bus_clk); + return ret; } =20 diff --git a/drivers/gpu/drm/stm/ltdc.h b/drivers/gpu/drm/stm/ltdc.h index 9d488043ffdbc652deeede71c9d57d45fb89d3c6..ddfa8ae61a7ba5dc446fae64756= 2d0ec8e6953e1 100644 --- a/drivers/gpu/drm/stm/ltdc.h +++ b/drivers/gpu/drm/stm/ltdc.h @@ -40,10 +40,15 @@ struct fps_info { ktime_t last_timestamp; }; =20 +struct ltdc_plat_data { + int pad_max_freq_hz; /* max frequency supported by pad */ +}; + struct ltdc_device { void __iomem *regs; struct regmap *regmap; struct clk *pixel_clk; /* lcd pixel clock */ + struct clk *bus_clk; /* bus clock */ struct mutex err_lock; /* protecting error_status */ struct ltdc_caps caps; u32 irq_status; --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8D876304BD8; Thu, 21 Aug 2025 11:12:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774759; cv=none; b=bPltvd5jCdEh3Y4PFz4Smid/4QHA1I/jIC9scGyFOf+j/YyEe0160JF6eCXEweQXyCmRkkXBIOc8Na9FBkEywFGPN2AOKXHbMn/TpZar5nIFromvYbMj22MA6srlhYvNWm/HU1FcJpxK+HkgNK8vXrTmyUiDkSXDiQLOfPy2xqk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774759; c=relaxed/simple; bh=PgcDmPRf2Ft78pomHWCZmJRgO+YA/fG5+dBjLt0MRf8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=HcQmh093HD52yexsMD5AV6zEA60aUIqpqwT7UIDTxs/BqOAVRRMHaqr76AoO/9PH2fcL0dwh9LzjTRz0rseoyFih3tEFST68vzbS4us6QAciMSrmxq65ZIEYdQ0un8yLHrXhBmYYQ0Wqsu31UqUZyIxNlZPovOMnu0nlNzIbrUE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=3GEp5mHQ; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="3GEp5mHQ" Received: from pps.filterd (m0369458.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LAJcpq012185; Thu, 21 Aug 2025 13:12:20 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= uVfCJbInqjmalxCX55tfF2G5Qmv+BXNDRy6gsYqLKtg=; b=3GEp5mHQGqeJ2OHk 8qXUT3pMhnigUDyMC3rO0TZ28BtYYqUOaM9TMOVTQwYLorOg2LgTKFuiYFKIVlos W2NH2Z1zuZkBSZ4tWuw/TEtLcrIBp6K6PSjJJDk/7KXpo5WW5SYsfibIvXibUAPC gnbDBC2BxBH34hViCqCS+KtJd0z/NkPl3W2hOk6HK9TzU9q4GLy7+GXd5aOnS1ou cnyp712S3TtSa1DIvleQMDHgZBWrsBrQY7zjZYuE5zNqvpGVwNtYIW9A1bKVbrc3 sUKEH/sdT4CkxDFoRHL2Y4cZ7jJb9mA0hb9r7C3Y7ITyjMEBN2vOlCWpKddQ0eyv YwkoCA== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48nj3v3n8f-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:20 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id AE11340055; Thu, 21 Aug 2025 13:10:56 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 6303974EF09; Thu, 21 Aug 2025 13:09:58 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:09:58 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:08:58 +0200 Subject: [PATCH v4 08/13] drm/stm: ltdc: handle lvds pixel clock Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-8-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 From: Yannick Fertre Handle LVDS pixel clock. The LTDC operates with multiple clock domains for register access, requiring all clocks to be provided during read/write operations. This imposes a dependency between the LVDS and LTDC to access correctly all LTDC registers. And because both IPs' pixel rates must be synchronized, the LTDC has to handle the LVDS clock. Signed-off-by: Yannick Fertre Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- drivers/gpu/drm/stm/ltdc.c | 22 +++++++++++++++++++++- drivers/gpu/drm/stm/ltdc.h | 1 + 2 files changed, 22 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/stm/ltdc.c b/drivers/gpu/drm/stm/ltdc.c index 17548dd3484a0a3e1015c58c752b80f8892a0ff7..f84a9a8590f0653e422798ff618= 04d7c3966caef 100644 --- a/drivers/gpu/drm/stm/ltdc.c +++ b/drivers/gpu/drm/stm/ltdc.c @@ -837,6 +837,12 @@ ltdc_crtc_mode_valid(struct drm_crtc *crtc, int target_max =3D target + CLK_TOLERANCE_HZ; int result; =20 + if (ldev->lvds_clk) { + result =3D clk_round_rate(ldev->lvds_clk, target); + drm_dbg_driver(crtc->dev, "lvds pixclk rate target %d, available %d\n", + target, result); + } + result =3D clk_round_rate(ldev->pixel_clk, target); =20 DRM_DEBUG_DRIVER("clk rate target %d, available %d\n", target, result); @@ -1878,6 +1884,8 @@ void ltdc_suspend(struct drm_device *ddev) clk_disable_unprepare(ldev->pixel_clk); if (ldev->bus_clk) clk_disable_unprepare(ldev->bus_clk); + if (ldev->lvds_clk) + clk_disable_unprepare(ldev->lvds_clk); } =20 int ltdc_resume(struct drm_device *ddev) @@ -1895,8 +1903,16 @@ int ltdc_resume(struct drm_device *ddev) =20 if (ldev->bus_clk) { ret =3D clk_prepare_enable(ldev->bus_clk); - if (ret) + if (ret) { drm_err(ddev, "failed to enable bus clock (%d)\n", ret); + return ret; + } + } + + if (ldev->lvds_clk) { + ret =3D clk_prepare_enable(ldev->lvds_clk); + if (ret) + drm_err(ddev, "failed to prepare lvds clock\n"); } =20 return ret; @@ -1981,6 +1997,10 @@ int ltdc_load(struct drm_device *ddev) } } =20 + ldev->lvds_clk =3D devm_clk_get(dev, "lvds"); + if (IS_ERR(ldev->lvds_clk)) + ldev->lvds_clk =3D NULL; + rstc =3D devm_reset_control_get_exclusive(dev, NULL); =20 mutex_init(&ldev->err_lock); diff --git a/drivers/gpu/drm/stm/ltdc.h b/drivers/gpu/drm/stm/ltdc.h index ddfa8ae61a7ba5dc446fae647562d0ec8e6953e1..17b51a7ce28eee5de6d24ca943c= a3b1f48695dfd 100644 --- a/drivers/gpu/drm/stm/ltdc.h +++ b/drivers/gpu/drm/stm/ltdc.h @@ -48,6 +48,7 @@ struct ltdc_device { void __iomem *regs; struct regmap *regmap; struct clk *pixel_clk; /* lcd pixel clock */ + struct clk *lvds_clk; /* lvds pixel clock */ struct clk *bus_clk; /* bus clock */ struct mutex err_lock; /* protecting error_status */ struct ltdc_caps caps; --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8984430C362; Thu, 21 Aug 2025 11:12:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774760; cv=none; b=YxB/5Px0m3GtaOaHX/39FNa/lhJdXaMdMO3Lelhuleq/wmrMSz1KpKJLbIDl2ieVu548B1snEYgX2M9fTXNOvo8u3vVlOJTtRA5xbuVbRNffTWxI7F/8bgpwsg2xVYVrxe20QoYcdgTDCN3IDUtmUJivjad4KycUvwYjSlzPvb8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774760; c=relaxed/simple; bh=H3lhBpFDRR7eKkSA7w0InFw1YFa49292PRTvVeqI01Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=UGlYaf6vsJ7cRp5a0BYt2Tmy4GfxehsvsyKJx/Y54dt9y64gDVO4KAx8++Q4bSxIIVbanKiptlt8r1DHlaWyb/dXh9fwdrxwMFXQ9Z0fk/mdFBaBBUFHFg63yItPZHlH2wY2ylOmFq7QdPuskGc33RFsjGsxSnyx9AT39yPYAwI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=l6aS4tbO; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="l6aS4tbO" Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LBBDHn018680; Thu, 21 Aug 2025 13:12:20 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= RUmj8Nt5UtGZPKvlR+QnuojqoxKp1z0jwnSFCxypOrQ=; b=l6aS4tbOQjqnuEBm ccNRG7ibCIyp398fXuPe3xuSRQG6AyGMUlUDxgC7gQKjyeC4mAIP12PafXYXnGjB 9RoGzOXjvwcSQ/bf9VwIEaywOJF93XTxpI7E2QkAoD1/lgQAlWxFVLIsPTL/tYo2 zNm01wYm7mMmdqY+41BEXdRNe1K3n84DSlLZNic0rXB6ID6LLFB/cIo2rj0gQupQ kreUTFL/DkjMKFDKuFDTHZlrQt30BMToSS2tAFHz3/hsh4HYGs40KP/3SYBNToMR sCYIWXk2+HQwKRfCcY910feOgKFJyLtDrfiRrEV96pn2fITpTAmiQHruZA6optm+ sQjTDg== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48n70dej4a-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:20 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id AD18A40054; Thu, 21 Aug 2025 13:10:55 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 5E4A574E7CD; Thu, 21 Aug 2025 13:09:59 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:09:59 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:08:59 +0200 Subject: [PATCH v4 09/13] arm64: dts: st: add ltdc support on stm32mp251 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-9-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 The LCD-TFT Display Controller (LTDC) handles display composition, scaling and rotation. It provides a parallel digital RGB flow to be used by display interfaces. Add the LTDC node. Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- arch/arm64/boot/dts/st/stm32mp251.dtsi | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/s= t/stm32mp251.dtsi index 303abf915b8e489671b51a8c832041c14a42ecb8..372a99d9cc5c3730e8fbeddeb61= 34a3b18d938b6 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -1576,6 +1576,18 @@ dcmipp: dcmipp@48030000 { status =3D "disabled"; }; =20 + ltdc: display-controller@48010000 { + compatible =3D "st,stm32mp251-ltdc"; + reg =3D <0x48010000 0x400>; + interrupts =3D , + ; + clocks =3D <&rcc CK_KER_LTDC>, <&rcc CK_BUS_LTDC>; + clock-names =3D "lcd", "bus"; + resets =3D <&rcc LTDC_R>; + access-controllers =3D <&rifsc 80>; + status =3D "disabled"; + }; + combophy: phy@480c0000 { compatible =3D "st,stm32mp25-combophy"; reg =3D <0x480c0000 0x1000>; --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8D92930AAD2; Thu, 21 Aug 2025 11:12:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774760; cv=none; b=b2wJow+n+fpI/IE4gH8CFaADcaXNvX1syOFx2AQaU3psD2YdLObTzirqQtKDXpPLcyVWMLCZSwR8jTcFDnpD2sbekTQHR7gERQUhjyqUY2UVdSC9B4r+OWSTfFgl8xx4w1ETq1YeNIKcrY30MJMIVAzzJNpW+BRNUj7qDlGig6w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774760; c=relaxed/simple; bh=rGyJvKcya2Uu965KJpLUrN3i2ZDEqYn4LpHp20MPAlc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=rbrpHdjkhx3jKSKZLS2ch8bmk+rK8LTBFEKZmhOuZAaP7JsuOuLcl7YiNsbOrGtEmjlE5rISw53yKI6qWMyV+mQEG7+0S0HfAgyBp6VsLpKlwP3vuU58R0KnJxJknzzCDwhN4MZ61Znb5CQgQTPq7YKcoZOTIqDjYTLieuLIY7o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=SFTHTd7a; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="SFTHTd7a" Received: from pps.filterd (m0288072.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LAT3k3011323; Thu, 21 Aug 2025 13:12:20 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= ssbplN6xP6Yb8xqVTeSdSuu1Z6zTfktHu8ETkXtqxKE=; b=SFTHTd7aZTeDlLSG J443NSeHX7DdxDZGisChXp0cAkxodKQRiaalMXgBOLhP2bwMRt+kKUQWhJlTxP+Y dWyp5dRHUJQBu0rc/3WJ9dUpvUClcgj+8CVIpKFz1wjUG1dw+JJXpXSS1Men0ysv hGQGiMpm1GTHz9beQDgj7wHro42mGuVLWisVsmqDmzNnvCohAyj2KU8M580hUkvs pYGOXcr9YT+W8jWzR07QUHhpi6ftcdD2xArUXHxbIO1X6BlxGV8nOe9TpC7CGKt+ xEL3ZmDyP5XL+dBbNeuBiU545pOJMVrFscUkQAftMsZDud67uVZR/EfKIoj0q2tf BU5ZnQ== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48n754ehje-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:20 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id B391540056; Thu, 21 Aug 2025 13:10:56 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 585C974EF0F; Thu, 21 Aug 2025 13:10:00 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:09:59 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:09:00 +0200 Subject: [PATCH v4 10/13] arm64: dts: st: add ltdc support on stm32mp255 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-10-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 Add the LTDC node for stm32mp255 SoC and handle its loopback clocks. ck_ker_ltdc has the CLK_SET_RATE_PARENT flag. While having this flag is semantically correct, it for now leads to an improper setting of the clock rate. The ck_ker_ltdc parent clock is the flexgen 27, which does not support changing rates yet. To overcome this issue, a fixed clock can be used for the kernel clock. Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- arch/arm64/boot/dts/st/stm32mp251.dtsi | 6 ++++++ arch/arm64/boot/dts/st/stm32mp255.dtsi | 6 ++++++ 2 files changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/s= t/stm32mp251.dtsi index 372a99d9cc5c3730e8fbeddeb6134a3b18d938b6..b44ff221e0da968be104ff8195f= 9bef79c90c57a 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -52,6 +52,12 @@ clk_rcbsec: clk-rcbsec { compatible =3D "fixed-clock"; clock-frequency =3D <64000000>; }; + + clk_flexgen_27_fixed: clk-54000000 { + #clock-cells =3D <0>; + compatible =3D "fixed-clock"; + clock-frequency =3D <54000000>; + }; }; =20 firmware { diff --git a/arch/arm64/boot/dts/st/stm32mp255.dtsi b/arch/arm64/boot/dts/s= t/stm32mp255.dtsi index f689b47c5010033120146cf1954d6624c0270045..48a95af1741c42300195b753b71= 0e714abc60d96 100644 --- a/arch/arm64/boot/dts/st/stm32mp255.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp255.dtsi @@ -5,6 +5,12 @@ */ #include "stm32mp253.dtsi" =20 +<dc { + compatible =3D "st,stm32mp255-ltdc"; + clocks =3D <&clk_flexgen_27_fixed>, <&rcc CK_BUS_LTDC>, <&syscfg>, <&lvds= >; + clock-names =3D "lcd", "bus", "ref", "lvds"; +}; + &rifsc { vdec: vdec@480d0000 { compatible =3D "st,stm32mp25-vdec"; --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx08-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CA44430E82A; Thu, 21 Aug 2025 11:12:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.207.212.93 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774771; cv=none; b=mMWv7uluMEms5Y1pzKMLsZWNICFhyAHo8P23hnmo3NUp1S3Y5DwGxv/pbSCdHVhmjVzlBkirpOmXC+yoDgY/Oo0+ZKVDQcPYlLf4TDuXOYH1RDmymZr5cjyuhoYBPDquz1PUBuCb3zRcOSsotIcbtxK9FiPN5MR9QiNm0Zr5ZgY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774771; c=relaxed/simple; bh=6pH7avgTqedAAfSOG9XhIovhtUzKQ1unxhK8dRZgbxA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=QafZSvNPh+WY+AscOFsueUef63XFOYV0LX0Hqupry80KRlm6gxYnOOh0vaty/woCBH63UT6l13eySsasyJocarz+77ARZLqCeELDlpt840hld42mNXfieCUg+iLbDIWSJO13hjk/VzL0jZxLEmMWgJmffY41a49t3SEDZcpZ5UQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=ekA70GmV; arc=none smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="ekA70GmV" Received: from pps.filterd (m0369457.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LBC79x026142; Thu, 21 Aug 2025 13:12:31 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= KxXnqMnTHChUHN416MGydDZJLmREvE4xApNxOjVLyQs=; b=ekA70GmVk+gSx4Kr fQWBXNMqxtWaEnYq0SPPg/DvO2WfkYsJAOI58FsM1oe7ZES1wZm0BDYNsr+1fNOE zphpaUqy5+09TcAA7evprlGQ+slDbksTgVSXFxE9xv2Kwk0VMcJC1k/UF8i9ysWg o29Y/uUlVxcsFJ5Wnd3tZBi59elRnoEEEYRgcbk07M+Uzcqo8ALV0K/Ibe5fSppX H/JoSVHMkyC0wn9LxswbIXnkEExY+xapwvL4gdoJD+Mg/BjueJSDVnRfVC/eBGjf +kxvKeW7ORto7DamhmVNLZCBPcc24t4QDRm3EhTcA7S/OA57jFOBqK2NJUhipbDT QqqE8Q== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48n81wpacd-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:31 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id C31E740047; Thu, 21 Aug 2025 13:11:03 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 596BC74EF14; Thu, 21 Aug 2025 13:10:01 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:10:00 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:09:01 +0200 Subject: [PATCH v4 11/13] arm64: dts: st: add lvds support on stm32mp255 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-11-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 The LVDS is used on STM32MP2 as a display interface. Add the LVDS node. Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- arch/arm64/boot/dts/st/stm32mp255.dtsi | 14 +++++++++++++- 1 file changed, 13 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/st/stm32mp255.dtsi b/arch/arm64/boot/dts/s= t/stm32mp255.dtsi index 48a95af1741c42300195b753b710e714abc60d96..433a0aabe72e5a449ec03fb984a= 8684c5d5d75a2 100644 --- a/arch/arm64/boot/dts/st/stm32mp255.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp255.dtsi @@ -12,6 +12,18 @@ <dc { }; =20 &rifsc { + lvds: lvds@48060000 { + compatible =3D "st,stm32mp255-lvds", "st,stm32mp25-lvds"; + #clock-cells =3D <0>; + reg =3D <0x48060000 0x2000>; + clocks =3D <&rcc CK_BUS_LVDS>, <&rcc CK_KER_LVDSPHY>; + clock-names =3D "pclk", "ref"; + resets =3D <&rcc LVDS_R>; + access-controllers =3D <&rifsc 84>; + power-domains =3D <&CLUSTER_PD>; + status =3D "disabled"; + }; + vdec: vdec@480d0000 { compatible =3D "st,stm32mp25-vdec"; reg =3D <0x480d0000 0x3c8>; @@ -28,4 +40,4 @@ venc: venc@480e0000 { clocks =3D <&rcc CK_BUS_VENC>; access-controllers =3D <&rifsc 90>; }; -}; \ No newline at end of file +}; --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E9ED130E831; Thu, 21 Aug 2025 11:12:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.207.212.93 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774771; cv=none; b=m8k4FmM4BAgR9UPfBQ4zqGf/nZyBOpnTDVFqFEaLZZOYg2KhuriTljSfFO+K1efTL3++DTKb2Iy8BOvicLe+HBhUZj4vfqTEE6S5m0b197738aLIO6ARu6sVjp2SEiGCw68JIJR8g2hHCT3Alzvbnrxq+SgmAia484TlmBtjzUw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774771; c=relaxed/simple; bh=hsTqGxmkL1ROVPgCoeCwF4+PU+xNodGD/GB8k+sTAf4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=N6VG+PjWuNC1jZrGa6qe6OZoNoDpzthLkacaYl9cWFSMKKaLwS4EhqC6JBt5PooKjizo77tH9YmQ1pB3PmBUxoyMKJxu80efNn1y7sKdIxZJwBIzxC4i7YmE6nLLClS7cBZBaYdXhE180w0AATW7hj/W57ZthqlKoe/Rf7foJXY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=iJKpihWz; arc=none smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="iJKpihWz" Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LB0nJa029404; Thu, 21 Aug 2025 13:12:31 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= vwjSV/c7bv3Ze+fUICg0X8bgZOg5J9eX/CkIkgV/o3U=; b=iJKpihWzmjRuRWT4 r+/tUpYrTJgT5qjBiEyQiIL/++gqXNqVYyn0Mf0Avg1tHaUuunnZsvSUDM5Nzldg uarZcNzBy4qDjH6wGV3iQ0qbz/xaY4VO8im47k8zJEMbudxUoYbcNCj4kXuv4QDX Bs3jg4s6WaStQEagtJR23nM3baDhGrVfLzAkoCPP/sL9bzLoIZM0XcW6Et6+AUtH gvc9hBc9e1Iv3eS67yyjgqZlADjcMxU43UAVkJlMDO3hkNsH+Nntlzxln1sOYbfM A3+3psJN2L1iwlhoyZ7NK4o/Moy5hho8lmTBuAsxm/irM/CJIucR5WsKiYDxzsNl B+xAWw== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48nd5xms9q-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:31 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id C7ED940049; Thu, 21 Aug 2025 13:11:03 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 5A01F74EF11; Thu, 21 Aug 2025 13:10:02 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:10:02 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:09:02 +0200 Subject: [PATCH v4 12/13] arm64: dts: st: add clock-cells to syscfg node on stm32mp251 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-12-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 Make the syscfg node a clock provider so clock consumers can reach child clocks through device-tree. Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- arch/arm64/boot/dts/st/stm32mp251.dtsi | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/s= t/stm32mp251.dtsi index b44ff221e0da968be104ff8195f9bef79c90c57a..24823bbfee31f15e813573ad1a0= c4f67a125ce51 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -1874,6 +1874,7 @@ exti1: interrupt-controller@44220000 { syscfg: syscon@44230000 { compatible =3D "st,stm32mp25-syscfg", "syscon"; reg =3D <0x44230000 0x10000>; + #clock-cells =3D <0>; }; =20 pinctrl: pinctrl@44240000 { --=20 2.25.1 From nobody Sat Oct 4 01:45:01 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 476D331197A; Thu, 21 Aug 2025 11:12:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.132.182.106 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774771; cv=none; b=SATzyhu/94BYFRBmrUE6bRi2z0i879v64IkQm90luZO0SE4ZoDJO5zO1tXfIb2ZGouE3BkBut3O8yDrWqjh3iPkZ9+N4Qw7c41pdrYKSTlC9ff9F9EQuVyD4UB+3dmqGVKRGZmK/6j4K9eOxMR4c3lKTEtYabcskFABezY/un6w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755774771; c=relaxed/simple; bh=j90S7zRkOK0KEdr9XGcvSgNiiiQSjlH2Hm0mT6w9F7o=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=S2WzfU3nQzk/mxEwbHpK+rjxAxSXpCV1gWdAAS6kk6LTg+GbY80XvGIZWDDvnHqVmYMkJnLDFcf+uZaTfx3Ypg1/H7ibcjlGDO3EawCOhiBIEWGduq5h/U8R+uYjN9B/B9zkVqw8/poFg4qAVh136ex7G7jCPgvUmkNxd9gz9sM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=QNXOCIca; arc=none smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="QNXOCIca" Received: from pps.filterd (m0369458.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57LAJcpt012185; Thu, 21 Aug 2025 13:12:32 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= akrsF+rqanN9h/weZbTUYAjXWW1c35UUR7IDQhJggDk=; b=QNXOCIca+Wxn6KMO wn0FbIUF/hBavRlBfOdQiDS3v9HjYD+sSvoSHfqZPy0KicuPCye6hr9TCr0VOxtF KIh8bboLxdPcrV8TsQ3lDpZ18mXcf9ruDSpfb8/7x2NzkF7PhO/ISLCFQvhPgd4A uD7DUJFDrtyoU3juMhdic6iYsxiWX8epgjHikHa3kO38Ju9X1/J2msSpCEotAgjH hYf9LKEw5L7R83xGOByWHMGUcoAipVnkmRkAW/5pmPLU++re9ht9FgH13DT9OL+8 LDCSL/XPFv7cu9mAM09GkzN+4dXs5NIjdpDwafo/JzzcSsOJ9GXarFbbfJ8vnDat ZNbK3g== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 48nj3v3n93-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 21 Aug 2025 13:12:32 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id BE65340045; Thu, 21 Aug 2025 13:11:03 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node2.st.com [10.75.129.70]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 5CEFD74EF13; Thu, 21 Aug 2025 13:10:03 +0200 (CEST) Received: from localhost (10.252.7.99) by SHFDAG1NODE2.st.com (10.75.129.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Thu, 21 Aug 2025 13:10:02 +0200 From: Raphael Gallais-Pou Date: Thu, 21 Aug 2025 13:09:03 +0200 Subject: [PATCH v4 13/13] arm64: dts: st: enable display support on stm32mp257f-ev1 board Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250821-drm-misc-next-v4-13-7060500f8fd3@foss.st.com> References: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> In-Reply-To: <20250821-drm-misc-next-v4-0-7060500f8fd3@foss.st.com> To: Yannick Fertre , Philippe Cornu , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Maxime Coquelin" , Alexandre Torgue , Catalin Marinas , Will Deacon , Christophe Roullier CC: , , , , X-Mailer: b4 0.14.2 X-ClientProxiedBy: SHFCAS1NODE2.st.com (10.75.129.73) To SHFDAG1NODE2.st.com (10.75.129.70) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-21_03,2025-08-20_03,2025-03-28_01 Enable the following IPs on stm32mp257f-ev1 in order to get display: * LTDC * LVDS * WSVGA LVDS panel (1024x600) * Panel LVDS backlight as GPIO backlight * ILI2511 i2c touchscreen Signed-off-by: Raphael Gallais-Pou Acked-by: Yannick Fertre --- arch/arm64/boot/dts/st/stm32mp257f-ev1.dts | 79 ++++++++++++++++++++++++++= ++++ 1 file changed, 79 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts b/arch/arm64/boot/d= ts/st/stm32mp257f-ev1.dts index 836b1958ce65fb72c99d634a92af3efaf9844d76..2958ad413b0675575d84942e193= a16f80197b88e 100644 --- a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts +++ b/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts @@ -86,6 +86,43 @@ mm_ospi1: mm-ospi@60000000 { no-map; }; }; + + panel_lvds: display { + compatible =3D "edt,etml0700z9ndha", "panel-lvds"; + enable-gpios =3D <&gpiog 15 GPIO_ACTIVE_HIGH>; + backlight =3D <&panel_lvds_backlight>; + power-supply =3D <&scmi_v3v3>; + status =3D "okay"; + + width-mm =3D <156>; + height-mm =3D <92>; + data-mapping =3D "vesa-24"; + + panel-timing { + clock-frequency =3D <54000000>; + hactive =3D <1024>; + vactive =3D <600>; + hfront-porch =3D <150>; + hback-porch =3D <150>; + hsync-len =3D <21>; + vfront-porch =3D <24>; + vback-porch =3D <24>; + vsync-len =3D <21>; + }; + + port { + lvds_panel_in: endpoint { + remote-endpoint =3D <&lvds_out0>; + }; + }; + }; + + panel_lvds_backlight: backlight { + compatible =3D "gpio-backlight"; + gpios =3D <&gpioi 5 GPIO_ACTIVE_HIGH>; + default-on; + status =3D "okay"; + }; }; =20 &arm_wdt { @@ -183,6 +220,15 @@ imx335_ep: endpoint { }; }; }; + + ili2511: ili2511@41 { + compatible =3D "ilitek,ili251x"; + reg =3D <0x41>; + interrupt-parent =3D <&gpioi>; + interrupts =3D <13 IRQ_TYPE_EDGE_FALLING>; + reset-gpios =3D <&gpiog 14 GPIO_ACTIVE_LOW>; + status =3D "okay"; + }; }; =20 &i2c8 { @@ -230,6 +276,39 @@ timer { }; }; =20 +<dc { + status =3D "okay"; + + port { + ltdc_ep0_out: endpoint { + remote-endpoint =3D <&lvds_in>; + }; + }; +}; + +&lvds { + status =3D "okay"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + lvds_in: endpoint { + remote-endpoint =3D <<dc_ep0_out>; + }; + }; + + port@1 { + reg =3D <1>; + lvds_out0: endpoint { + remote-endpoint =3D <&lvds_panel_in>; + }; + }; + }; +}; + &rtc { status =3D "okay"; }; --=20 2.25.1