From nobody Sat Oct 4 05:02:46 2025 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3F5A334AB11; Wed, 20 Aug 2025 17:18:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755710302; cv=none; b=D1NdzWeeEiWnCpAJuOcY3aaLmuSGMfn6DgxxpMF2zl3WSFqI2gZvO/LkwzQg9VrYv4IbisLsqrBttszKaIE648Y0KwzQ89tRPeKbdWMJD21nt/bHKPV3LlTdYfmVhCXc0BKTKpsFF9tXKV1vLm9XBFcvy5fA8j5C/LcaOWlddVY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755710302; c=relaxed/simple; bh=vR39eNZNyOQ6tN2Mj36KHsKbbUV8cQcN9BgoMHKGujk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BUzSLX0q/4RTm1jOYLeMu0jHyOdZ0hwboGlPVfdK/q1mfe70u34/SoJzgO0l4yYfmcVspptrsraPKAVnLQB5mGptQsxehRChUhKIR+BzTHmBhmxl4TPHxhByEWa1lyYmuAvMOkE6B1XU2vTCdDjFwkC4jErMZ2APjKM5AW8QZ08= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=a5b3VY9u; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="a5b3VY9u" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-45a286135c8so6407325e9.0; Wed, 20 Aug 2025 10:18:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1755710297; x=1756315097; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=eXt3qo9eRvQBc1zEQ4mrJDsYs0z6WgygEJaRo70LK1A=; b=a5b3VY9uCUAdDpWau/9x7QTjquX5NDVew0Sd6uPH6pxv+g7V6aY29Vyg9k3WmF0QSF DXmFUdhi40yJMVljTIFM2KTvp4HoJAYy1FAsucSEr/u60waa8QoW8IQXb3Z2+4O8Mlmw fsFV84oQAG3z35q8yYGBz6HS/KAUjRPKSdxp//KOphFKjKfTE5jwpNAIg0WuhuqD7Jlw 8WeupWT2fzmadLEtCS6Ko9D6Rrn1pEPwS/PzUzsHNKF3EK8WTYMospOyOjpzRDdH3ZNO muYiXLBo4GJRcUJulLeX+qqpAirmkjYdLfLclLexAXvJIK/VqrQYGeL2ttE042PpJI47 Ntaw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755710297; x=1756315097; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=eXt3qo9eRvQBc1zEQ4mrJDsYs0z6WgygEJaRo70LK1A=; b=qav5uY3M1sWJoQHwbIwf1Il2fcpr/3gfJHxvuxNvQTmmbbhhMPqNdFO9I9x6tM8Vqv JQKZD8OHmVMysC2501E64sHK7eugsq0SdfrJLfwKmRzEP0G1l6TrjrVZu5nAsq8y7ZmN ZXPXRgNY+hhHyxIdMbUjUHYBZ9RjSSRNJg4bm8gvZ0F4HFdwBVb9cBCMpCP+x6GHjT4O 7J3+98gJXVjmWsy+gZJnTsWVLu/KyyQyqytXoJtbjvEPbeJdQaTv6w8IUPaI3tWuE6OV JyD8m6NQ42WF04NCaTAJd4JIF5SQXsn4KCW9MZDxcfK1rE+QZQMjE9cIO9yPZeBrPiyo aIdQ== X-Forwarded-Encrypted: i=1; AJvYcCWQxZLKKFg768OBHumAS5Bi65EG2E7o2nRLPtjnniFUmA6BiiXWLuaDomLh5tf+pUo66TyGin0WiKmd7rI=@vger.kernel.org, AJvYcCXNW5ToDyDvmqYvo8toNOFGpsNdwXm+MqYyh+Vvwe/BYhwPnsgRgy0eoKgNAiiKOHRa1dzGiqnGKD7brgfKkShYGX8=@vger.kernel.org X-Gm-Message-State: AOJu0Yx1FdNBKhzQACRGtqreq8PlluA28lAEpbQe8dRYo9e8gDf5oqzZ Bz+0SyVJqpU5NYJ2/VKtxF4LLzv5u4x+5XDw52dVR4bC9hYWavWMelwq X-Gm-Gg: ASbGncsm/oFu38sInYGXhSbxSRCrSY9AMhniOcrLoQj36ogpvBsGc84DHMmkrysiSdW wAaqGPUQu56RYgXChJ15MmofNIv/ZSXCy+mY64KPKKj05qRsG2HC6WQvl1bkn9zgqbtlZUiRLpu R3Uadqn0gVAfdPTfU/O8w9Klr7QLh+yje23mkbRXMjs1Ad452D0peMplsbCTOGDwgrBiGqoLD9C ON7tRm5JdhlB+p622+jp/uzud3P0yUryYDLYMMHeqduqQMEQl5NcdjWTul8vgHbOdMCZrg2/wbH mT9JUNd8OxeCkV/CYfYsjaNn8d+kdU9+oFt7+KWTdBylJkCRWI/S0IDwCIF9CVIVpFiHGAGKGlo 4uWmy+wdIzztfkOPrUQDLIM5hJ+VDelbxK1RwTHyG/xGxTW/RVAfS8Q9nsoIXvPjW/9OyKs/NWw == X-Google-Smtp-Source: AGHT+IGMLXFaiyXvD5c1VpyhE+BkslSuTBzqjFkzFf4IACxYlYbRfwqAsWEXflzsRZGZa0jlfAKvxg== X-Received: by 2002:a05:600c:4f48:b0:45b:47e1:ef7b with SMTP id 5b1f17b1804b1-45b4c602e32mr3405545e9.17.1755710297305; Wed, 20 Aug 2025 10:18:17 -0700 (PDT) Received: from biju.lan (host31-53-6-191.range31-53.btcentralplus.com. [31.53.6.191]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45b47c2865dsm40319815e9.2.2025.08.20.10.18.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 10:18:17 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Vinod Koul , Kishon Vijay Abraham I , Philipp Zabel , Geert Uytterhoeven , Magnus Damm Cc: Biju Das , linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-renesas-soc@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH 04/11] phy: renesas: Add Renesas RZ/G3E USB3.0 PHY driver Date: Wed, 20 Aug 2025 18:17:51 +0100 Message-ID: <20250820171812.402519-5-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250820171812.402519-1-biju.das.jz@bp.renesas.com> References: <20250820171812.402519-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add Renesas RZ/G3E USB3.0 PHY driver. This module is connected between USB3 Host and PHY module. The main functions of this module are: 1) Reset control 2) Control of PHY input pins 3) Monitoring of PHY output pins Signed-off-by: Biju Das --- drivers/phy/renesas/Kconfig | 7 + drivers/phy/renesas/Makefile | 1 + drivers/phy/renesas/phy-rzg3e-usb3.c | 249 +++++++++++++++++++++++++++ 3 files changed, 257 insertions(+) create mode 100644 drivers/phy/renesas/phy-rzg3e-usb3.c diff --git a/drivers/phy/renesas/Kconfig b/drivers/phy/renesas/Kconfig index e342eef0640b..16211072098e 100644 --- a/drivers/phy/renesas/Kconfig +++ b/drivers/phy/renesas/Kconfig @@ -40,3 +40,10 @@ config PHY_RCAR_GEN3_USB3 select GENERIC_PHY help Support for USB 3.0 PHY found on Renesas R-Car generation 3 SoCs. + +config PHY_RZ_G3E_USB3 + tristate "Renesas RZ/G3E USB 3.0 PHY driver" + depends on ARCH_RENESAS || COMPILE_TEST + select GENERIC_PHY + help + Support for USB 3.0 PHY found on Renesas RZ/G3E SoCs. diff --git a/drivers/phy/renesas/Makefile b/drivers/phy/renesas/Makefile index 8896d1919faa..0e98083f2f0c 100644 --- a/drivers/phy/renesas/Makefile +++ b/drivers/phy/renesas/Makefile @@ -4,3 +4,4 @@ obj-$(CONFIG_PHY_RCAR_GEN2) +=3D phy-rcar-gen2.o obj-$(CONFIG_PHY_RCAR_GEN3_PCIE) +=3D phy-rcar-gen3-pcie.o obj-$(CONFIG_PHY_RCAR_GEN3_USB2) +=3D phy-rcar-gen3-usb2.o obj-$(CONFIG_PHY_RCAR_GEN3_USB3) +=3D phy-rcar-gen3-usb3.o +obj-$(CONFIG_PHY_RZ_G3E_USB3) +=3D phy-rzg3e-usb3.o diff --git a/drivers/phy/renesas/phy-rzg3e-usb3.c b/drivers/phy/renesas/phy= -rzg3e-usb3.c new file mode 100644 index 000000000000..3ea521ed8f48 --- /dev/null +++ b/drivers/phy/renesas/phy-rzg3e-usb3.c @@ -0,0 +1,249 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Renesas RZ/G3E USB3.0 PHY driver + * + * Copyright (C) 2025 Renesas Electronics Corporation + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define USB3_TEST_RESET 0x0000 +#define USB3_TEST_UTMICTRL2 0x0b04 +#define USB3_TEST_PRMCTRL5_R 0x0c10 +#define USB3_TEST_PRMCTRL6_R 0x0c14 + +#define USB3_TEST_RSTCTRL 0x1000 +#define USB3_TEST_CLKCTRL 0x1004 +#define USB3_TEST_RAMCTRL 0x100c +#define USB3_TEST_CREGCTRL 0x1010 +#define USB3_TEST_LANECONFIG0 0x1030 + +#define USB3_TEST_RESET_PORTRESET0_CTRL BIT(9) +#define USB3_TEST_RESET_SIDDQ BIT(3) +#define USB3_TEST_RESET_PHY_RESET BIT(2) +#define USB3_TEST_RESET_PORTRESET0 BIT(1) + +#define USB3_TEST_UTMICTRL2_CTRL_MASK GENMASK(9, 8) +#define USB3_TEST_UTMICTRL2_MODE_MASK GENMASK(1, 0) + +#define USB3_TEST_PRMCTRL5_R_TXPREEMPAMPTUNE0_MASK GENMASK(2, 1) + +#define USB3_TEST_PRMCTRL6_R_OTGTUNE0_MASK GENMASK(2, 0) + +#define USB3_TEST_RAMCTRL_SRAM_INIT_DONE BIT(2) + +struct rz_usb3 { + void __iomem *base; + struct reset_control *rstc; + bool skip_reinit; +}; + +static void rzg3e_phy_usb2test_phy_init(void __iomem *base) +{ + u32 val; + + val =3D readl(base + USB3_TEST_UTMICTRL2); + val |=3D USB3_TEST_UTMICTRL2_CTRL_MASK | USB3_TEST_UTMICTRL2_MODE_MASK; + writel(val, base + USB3_TEST_UTMICTRL2); + + val =3D readl(base + USB3_TEST_PRMCTRL5_R); + val &=3D ~USB3_TEST_PRMCTRL5_R_TXPREEMPAMPTUNE0_MASK; + val |=3D FIELD_PREP(USB3_TEST_PRMCTRL5_R_TXPREEMPAMPTUNE0_MASK, 2); + writel(val, base + USB3_TEST_PRMCTRL5_R); + + val =3D readl(base + USB3_TEST_PRMCTRL6_R); + val &=3D ~USB3_TEST_PRMCTRL6_R_OTGTUNE0_MASK; + val |=3D FIELD_PREP(USB3_TEST_PRMCTRL6_R_OTGTUNE0_MASK, 7); + writel(val, base + USB3_TEST_PRMCTRL6_R); + + val =3D readl(base + USB3_TEST_RESET); + val &=3D ~USB3_TEST_RESET_SIDDQ; + val |=3D USB3_TEST_RESET_PORTRESET0_CTRL | USB3_TEST_RESET_PHY_RESET | + USB3_TEST_RESET_PORTRESET0; + writel(val, base + USB3_TEST_RESET); + fsleep(10); + + val &=3D ~(USB3_TEST_RESET_PHY_RESET | USB3_TEST_RESET_PORTRESET0); + writel(val, base + USB3_TEST_RESET); + fsleep(10); + + val =3D readl(base + USB3_TEST_UTMICTRL2); + val &=3D ~USB3_TEST_UTMICTRL2_CTRL_MASK; + writel(val, base + USB3_TEST_UTMICTRL2); + + writel(0, base + USB3_TEST_RESET); +} + +static int rzg3e_phy_usb3test_phy_init(void __iomem *base) +{ + int ret; + u32 val; + + writel(0x00000100, base + USB3_TEST_CREGCTRL); + writel(0x00000303, base + USB3_TEST_RSTCTRL); + fsleep(20); + + writel(0x00000004, base + USB3_TEST_CLKCTRL); + writel(0x0000000d, base + USB3_TEST_LANECONFIG0); + writel(0x00000301, base + USB3_TEST_RSTCTRL); + + ret =3D readl_poll_timeout_atomic(base + USB3_TEST_RAMCTRL, val, + val & USB3_TEST_RAMCTRL_SRAM_INIT_DONE, 1, 10000); + if (ret) + return ret; + + writel(0x00000300, base + USB3_TEST_RSTCTRL); + writel(0x00000001, base + USB3_TEST_RAMCTRL); + writel(0x00000000, base + USB3_TEST_RSTCTRL); + + return 0; +} + +static int rzg3e_phy_usb3_init_helper(void __iomem *base) +{ + rzg3e_phy_usb2test_phy_init(base); + + return rzg3e_phy_usb3test_phy_init(base); +} + +static int rzg3e_phy_usb3_init(struct phy *p) +{ + struct rz_usb3 *r =3D phy_get_drvdata(p); + int ret =3D 0; + + if (!r->skip_reinit) + ret =3D rzg3e_phy_usb3_init_helper(r->base); + + return ret; +} + +static const struct phy_ops rzg3e_phy_usb3_ops =3D { + .init =3D rzg3e_phy_usb3_init, + .owner =3D THIS_MODULE, +}; + +static int rzg3e_phy_usb3_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct phy_provider *provider; + struct rz_usb3 *r; + struct phy *phy; + int ret; + + r =3D devm_kzalloc(dev, sizeof(*r), GFP_KERNEL); + if (!r) + return -ENOMEM; + + r->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(r->base)) + return PTR_ERR(r->base); + + r->rstc =3D devm_reset_control_get_shared(dev, NULL); + if (IS_ERR(r->rstc)) + return dev_err_probe(dev, PTR_ERR(r->rstc), "failed to get reset\n"); + + ret =3D reset_control_deassert(r->rstc); + if (ret) + return ret; + + /* + * devm_phy_create() will call pm_runtime_enable(&phy->dev); + * And then, phy-core will manage runtime pm for this device. + */ + ret =3D devm_pm_runtime_enable(dev); + if (ret < 0) + return ret; + + phy =3D devm_phy_create(dev, NULL, &rzg3e_phy_usb3_ops); + if (IS_ERR(phy)) + return dev_err_probe(dev, PTR_ERR(phy), "failed to create USB3 PHY\n"); + + platform_set_drvdata(pdev, r); + phy_set_drvdata(phy, r); + + provider =3D devm_of_phy_provider_register(dev, of_phy_simple_xlate); + if (IS_ERR(provider)) + return dev_err_probe(dev, PTR_ERR(provider), "failed to register PHY pro= vider\n"); + + return 0; +} + +static void rzg3e_phy_usb3_remove(struct platform_device *pdev) +{ + struct rz_usb3 *r =3D dev_get_drvdata(&pdev->dev); + + reset_control_assert(r->rstc); +}; + +static int rzg3e_phy_usb3_suspend(struct device *dev) +{ + struct rz_usb3 *r =3D dev_get_drvdata(dev); + + pm_runtime_put(dev); + reset_control_assert(r->rstc); + r->skip_reinit =3D false; + + return 0; +} + +static int rzg3e_phy_usb3_resume(struct device *dev) +{ + struct rz_usb3 *r =3D dev_get_drvdata(dev); + int ret; + + ret =3D reset_control_deassert(r->rstc); + if (ret) + return ret; + + ret =3D pm_runtime_resume_and_get(dev); + if (ret) + goto reset_assert; + + ret =3D rzg3e_phy_usb3_init_helper(r->base); + if (ret) + goto pm_put; + + r->skip_reinit =3D true; + + return 0; + +pm_put: + pm_runtime_put(dev); +reset_assert: + reset_control_assert(r->rstc); + return ret; +} + +static const struct dev_pm_ops rzg3e_phy_usb3_pm =3D { + NOIRQ_SYSTEM_SLEEP_PM_OPS(rzg3e_phy_usb3_suspend, rzg3e_phy_usb3_resume) +}; + +static const struct of_device_id rzg3e_phy_usb3_match_table[] =3D { + { .compatible =3D "renesas,r9a09g047-usb3-phy" }, + { /* Sentinel */ } +}; + +MODULE_DEVICE_TABLE(of, rzg3e_phy_usb3_match_table); +static struct platform_driver rzg3e_phy_usb3_driver =3D { + .driver =3D { + .name =3D "phy_rzg3e_usb3", + .of_match_table =3D rzg3e_phy_usb3_match_table, + .pm =3D pm_sleep_ptr(&rzg3e_phy_usb3_pm), + }, + .probe =3D rzg3e_phy_usb3_probe, + .remove =3D rzg3e_phy_usb3_remove, +}; +module_platform_driver(rzg3e_phy_usb3_driver); + +MODULE_LICENSE("GPL"); +MODULE_DESCRIPTION("Renesas RZ/G3E USB3.0 PHY Driver"); +MODULE_AUTHOR("biju.das.jz@bp.renesas.com>"); --=20 2.43.0